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Abstract 
Pipeline is an important methodology in current VLSI design. The main idea of 
pipeline is dividing an operation into many stages such that a design can accept a new 
operation even the pervious operations has not finished yet. That means a pipeline 
design can process many operations at the same time and so, a high-speed performance 
can be achieved. 
Most of the current pipeline systems are using synchronous pipeline. In which, a 
global clock is used to clock all the stages in the synchronous pipeline system. As a 
result, the global clock signal is always connected to many logic cells and so, the time 
of the clock signal to reach different logic cell may be different due to the different 
lengths of the delay from the global clock to different logic cells. This is the problem of 
clock skew and is one of the major factors that limit the frequency of the global clock 
and hence, the throughput of the pipeline system. 
Asynchronous pipeline system is different. Handshake control signal is used 
instead of global clock signal to control the circuit in the asynchronous design. As a 
result, the global clock signals can be removed and so, the problem of clock skew can 
be eliminated. 
The limitation of an asynchronous pipeline is usually on the generation of the 
handshake control signal. In this thesis, a novel asynchronous pipeline architecture will 
be introduced. The architecture has simple handshake cells such that the speed can be 
very fast. The architecture was applied in the design of a 16-bit ALU and the ALU is 
partitioned into 12 pipeline stages. The logic in each pipeline stage is very simple and 
so the stage delay is very small. As a result, the throughput can be enhanced. The test 
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chip of the ALU is implemented in a 0.6mm, 3 layer metal, CMOS technology. The 
measured throughput of the test chip is about 220 MHz. The performance of the ALU 
can be largely improved if better place and route result can be obtained. 
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L Introduction 
The research topic is related to asynchronous pipeline. Asynchronous design 
methodology has been a hot topic in research in recent year. Due to the potential 
advantage of asynchronous methodology, many researchers have been working in this 
field and many ideas related to asynchronous circuit design have been proposed. 
In this chapter, we will first introduce what asynchronous design is. This includes 
the advantages of asynchronous design and the problems faced by designers. Also, we 
will describe some asynchronous design techniques. Afterwards, we will introduce what 
pipeline is and describe how pipeline can be use in asynchronous design. Finally, we 
will explain the motivation of designing an asynchronous ALU and give a brief account 
of some pervious designs of ALU or other similar circuits. 
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1.1 Asynchronous Design 
1.1.1 What is asynchronous design? 
Hauck [1] has stated that the difference between synchronous and asynchronous 
designs is on the difference of the assumptions of signal properties. In general, the 
conventional synchronous design is based on the assumptions that all the signals are 
binary and also the time for the valid signals to appear is discrete. For the binary signal 
assumption, each signal can only have two values and the signal value can be 
represented by Boolean value. By this assumption, simple Boolean logic can be applied 
to describe the circuit behavior and so, the system can be implemented by using the 
rules for Boolean logic. For the discrete time signal assumption, the signals in a 
synchronous system is assumed to be valid only at the clock edge. Even though the real 
signal is already valid between two clock edges, the signal is only regarded to be valid 
at the next clock edge. As a result, by the assumption, the system can process the input 
signal at every clock edge only. Many hazards, feedback and control can be largely 
reduced and so, the design of the system can be simplified. 
Asynchronous system keeps the binary signal assumption but removes the discrete 
time signal assumption. Basically, there is no global clock in asynchronous system to 
govern the timing of the state change of the sub-system. The signals in the system are 
allowed to be valid at any time and the sub-system can process the input signals as soon 
as the input signals are valid. 
1.1.2 Potentia] advantages of asvnchrnnons Hpstgn 
Comparing with synchronous system, asynchronous system has less restriction on 
the timing and basically has no global clock in the system. As a result, asynchronous 
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design methodology has several potential advantages over its counter part, the 
synchronous design: 
1) No clock skew 
Clock skew is the difference in arrival times of the clock signal at different parts 
of the circuit or system. As synchronous systems rely on the clock signal to trigger its 
functional blocks, synchronous systems often need to slow down the circuits to 
accommodate the skew. In current VLSI design, as the feature size become smaller and 
smaller, the routing delay becomes dominating (especially in deep sub-micro 
technology) and so, clock skew becomes a major factor limiting the performance of a 
synchronous system. For asynchronous system, by definition, it has no globally 
distributed clock signal and so there is no clock skew in asynchronous system. 
2) Lower power 
In typical synchronous system, the clock signal is connected to all parts of the 
sub-circuits and the clock line must be toggled even only a small potion of the sub-
circuits is involved in the current computation. In practice, most of the circuits in a 
synchronous system are not in use in a computation and just wasting power. For 
asynchronous system, although most of asynchronous design methodology tends to 
require more transitions on the data signals, the transitions is only localized in the area 
involved in the current computation and so, less power will be wasted. 
3) Average-case performance 
In synchronous system, all the sub-circuits must wait for the clock signal until all 
possible computations have completed before latching the results. As a result, a 
designer must ensure the synchronous system to be able to work in worst-case condition 
and so, this yields worst-case performance. For the asynchronous system that senses the 
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completion of the computation, the sub-circuits can process the input signals as soon as 
the signals are valid and so, average-case performance can be achieved. 
4) Better technology migration 
Integrated circuits will always be implemented in several different technologies 
during their lifetime. Early system or prototype will be implemented in FPGA or gate 
array for fast market entry or testing. The later run may be implemented in semi-custom 
or full custom to have better performance. In synchronous system, we can only obtain 
better performance by migrating all system components to new technology since the 
system performance is based on the worst case path. For most asynchronous systems, 
only the more critical system components migrated to new technology can also improve 
the average system performance, as the performance is only dependant on current active 
path. On the other hand, for the system synchronized by sensing computation 
completion, the technology-improved components may often be substituted into the 
system and work with other components without altering other elements or structures. 
5) Automatic adaptation to physical properties 
The delay or performance of a digital circuit will change with the variations of 
fabrication process and environmental parameters such as temperature and power-
supply voltage. In synchronous system, these variations not only affect the performance, 
but also the correctness of its functionality. As a result, designer needs to take care the 
process tolerance, consider the worst possible combination of factors, and decide the 
working conditions of the system to ensure correct functionality of the system. This 
always limits a synchronous system to work only in a narrow range of environmental 
conditions and make the cost for the system for the extreme environment become very 
high. For the asynchronous system that senses the computation completion, the system 
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can run as quickly as the current physical properties allow automatically and 
accommodate a larger tolerance in the fabrication process. And so, the system can run 
on a larger range of environmental conditions. 
6) Ease of global timing issue and external input handling 
As the performance of synchronous system is dictated by the slowest path, most 
portions of a circuit, including rarely used portions, must be carefully optimized to 
achieve higher performance. And also, when two independent synchronous systems 
exchange their data, synchronization between the two systems may be necessary, as the 
phase and the frequency of the clock of the two systems may be different. For 
asynchronous system, the system performance will not largely decreased if the rarely 
used portions are left unoptimized. And also, an asynchronous system can easily accept 
inputs from other asynchronous system by build-in handshake communication and so no 
synchronization between the two systems is needed. 
1.1.3 npsign methodology for asynchronous circuit 
As there is no global clock to govern the operation of an asynchronous circuit, 
designer needs to take care every intermediate signal transitions and hazards must be 
removed from the circuit, or not introduced in the first place, to avoid incorrect result. 
As a result, a more complicated control or handshake circuit is needed. Many 
methodologies or circuit structures have been proposed for asynchronous circuit design. 
They can be classified into bounded-delay and delay-insensitive circuits. 
In a bounded-delay circuit, the delay in all circuit elements and wires are assumed 
to be known, or at least bounded. As a result, designer can eliminate the hazards by 
adding delay element to wait for all possible intermediate signal transitions to settle 
down or to report the completion of computation. This approach is similar to 
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synchronous design. The difference is that in a bounded-delay asynchronous circuit, the 
delay of each delay path is not necessary assumed to be the same. 
Huffman and Burst-mode circuits are two of the synthesis methods that belong to 
bounded-delay circuit. Both of them use the approach of asynchronous finite state 
machine (AFSM). Another approach is bundled-data. It uses one extra control line for 
each data word to represent the validity of the data word. The delay of the control line 
should be longer than that in each data line. Figure 1 shows the block diagram of 
standard bundled-data circuit. The matched delay is used to model the worst-case delay 
of the functional block. Speculative completion [3] is a method to improve the bundled-
data circuit. It makes use of several different matched delays: a worst-case model delay 
and one or more early-completion delays. Abort detection network is used for each 
early-completion delay to abort the report of the early completion for worst-case data. 
Matched delay 
req > ack 
K Functional K 
——/ Block ——^ 
Figure 1: Block Diagram of standard bundled-data datapath. 
Although the bounded-delay design methodology can help to reduce the hazard of 
asynchronous circuit, the methodology actually applies some assumption similar to 
synchronous circuit. As a result, its performance cannot be as good as the theoretically 
stated for asynchronous machine. Most obviously, delay elements must be added to 
avoid certain hazard cases and so, the performance is decreased. On the other hand, 
circuit elements and logic cells must assume the worst-case in both input data and 
physical properties when inserting delays and so, lead to worst-case behavior. Besides, 
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the circuit still suffers from so called additive skew. Imagine that there are three bonded-
delay circuits connected in series. The inputs to the first circuit must obey not only the 
input timing constraints of the first circuit, but also those of all following stages. The 
origin of the problem is the difference between the minimum and maximum 
propagation delays through the stages of the circuit. The problem can be overcome by 
adding explicit flow-control to the system such as request-acknowledgment protocol but 
this will introduce overhead to the system and decrease the system performance. 
Besides bounded-delay circuit, delay-insensitive circuit is another architecture to 
implement asynchronous circuit. It uses a delay model completely opposite to the 
bounded-delay model: It does not assume the delays in circuit elements and wires are 
bounded. And so, no matter how long a circuit waits, there is no guarantee that the input 
will be properly received. As a result, completion detection circuitry is needed to detect 
and report the completion of a logic element or functional block. Current sensing [4] 
and dual-rail coding are two methods for completion detection. 
The principle of current sensing completion detection is based on large current 
change between static state and switching state for standard CMOS logic. A CMOS 
logic gate nearly takes no current in static state but draws a large switching current to 
charge or discharge the output. As a result, one can put current sensors in between 
power supply and the CMOS gate to monitor the current flow of the logic gate and thus, 
determinate whether the gate is in static state (completed) or switching state (not 
completed). 
Besides monitoring the current, we can also say that the operation of a logic gate 
will be completed if there are logic transition (high-to-low or low-to-high). But it is not 
the necessary condition for detecting the completion as it does not include the cases that 
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the output remains unchanged (e.g. output of AND gate remains '0' as input changes 
form ‘00，to '01'). Dual-rail coding is a technique to modify the convention of the 
output logic of logic element such that we can detect the completion directly from the 
transition of the output logic. By dual-rail coding, the output logic of a logic gate will 
have 3 possibilities ("completed high", "completed low" and "not complete") instead of 
2 possibilities ("high" and "low"). As there are 3 possibilities for the output value, 2 bits 
(rails or wires) is needed to represent the output logic, e.g. Table 1. The operation of the 
logic gate must involve the transition form "not complete" to "completed high/low" and 
then back to "not complete". As a result, logic transition must be occurred when the 
operation of the logic gate is going to complete and so, complete detection is possible. 
Differential Cascode Voltage Switch Logic (DCVSL, Figure 2) [5] is an example of 
circuit structure that apply dual-rail coding. 
vpp vpp 
D • C ^ 
I _ [~~jll y— com 
req < \ {\——4- - ^ 
f out 
K NMOS NMOS — 
in I � L o g i c Logic ( | in 
^ Tree Tree ^ 
• 
‘ 0 ‘ 0 
Figure 2: A Differential Cascode Voltage Switch Logic Cell. 
Unlike bounded-delay circuit, delay-insensitive circuit can have all the property of 
asynchronous circuit. And also, designer is forced to put some kind of handshake 
protocol into delay-insensitive circuit, as complete detection is required in delay-
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insensitive circuit. As a result, additive skew can be removed. On the other hand, delay-
insensitive circuit usually has more overheads on complete detection and control circuit 
than bounded-delay circuit. These overheads will decrease the performance of the 
delay-insensitive circuit and the penalty may be too big that cancels out the benefit from 
delay-insensitive circuit. 
Bit pattern Output logic 
0 0 Not complete 
0 1 Completed low 
1 0 Completed high 
1 1 Invalid 
Table 1: The representation of output logic in dual-rail coding. 
1.1.4 Difficulty and limitation of asynchronous design 
Although asynchronous design methodology has so many potential advantages, 
synchronous design still dominate the VLSI industry as design in asynchronous 
methodology have many difficulty and limitation that does not overcome easily. As 
stated above, asynchronous design must take care of hazard in the system. Designer will 
take a long time on eliminate the hazard especially for bounded-delay circuit, in which 
no one knows the exact delay for the wires before actual routing. And also, current 
VLSI design is highly dependent on the use of CAD tool, but the existing CAD tools are 
mainly designed for synchronous circuit. Designer has more tasks needed to be handle 
by hand and this will further decrease the efficiency of the designer. On the other hand, 
in either bounded-delay or delay-insensitive circuit, delays or overheads must be added 
to the control of the system that will decrease the system performance. The penalty 
sometimes may be greater than the benefit and so, asynchronous methodology becomes 
less attractive. 
In the future, as the feature size decreases, the effect of clock skew will become 
larger and larger and finally, it will greatly limit the clocking frequency of a 
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synchronous system. As a result, although there are still many problems in 
asynchronous system, as the main advantage of an asynchronous system is the 
elimination of clock skew, asynchronous design methodology becomes a hot research 
topic and may replace synchronous methodology to dominate VLSI designs in the 
future. 
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1.2 Pipeline and Asynchronous Pipeline 
1.2.1 What pipeline? 
Pipeline architecture [6] is a methodology for high speed computing circuits. It 
allows high speed as its separate stages can operate concurrently. Figure 3 shows a 
block diagram of a 3-stage pipeline system that explains how a pipeline system works. 
The situation is very similar to the assembly line in the factory. An operation is divided 
into several sub-processes or stages. These sub-processes are arranged in series in the 
pipeline such that a stage can process a new data from its pervious stage when it just 
pass the old data to the next stage. As a result, as a particular data flows through the 
pipeline, it occupies only one stage at a time. At the same time, the pervious data 
occupies a stage farther down the pipeline and the next data occupies a previous stage. 
As a result, a pipeline system can process many sets of data concurrently and hence can 
have a high performance. 
> F ( x ) — — > G ( x ) — — > H(x) > 
(a) 
> F(C) > G(B) > H(A) > T=0 
> F(D) ~ ~ > G(C) > H(B) > T=1 
> F(E) " > G(D) ~ > H(C) > x=2 
(b) 
Figure 3: The operation of pipeline system. 
(a) A 3-stage pipeline with sub-process F(x), G(x) and H(x) 
(b) The flow of data A, B, C, D and E in the pipeline from T= 0 to 2 
1.2.2 Property of pipeline system 
As stated above, a pipeline system can accept new data set even the system still 
processing other data set. But a data set is still necessary to pass through all stages to 
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complete the whole operation. For example, assume the processing time of each of the 
stages is 10 ns and there are totally 5 stages in the pipeline system, the system can 
receive a new data set and release a set of processed data in every 10 ns. But for a 
specify data set, it also need to take 50 ns to pass through all pipeline stages to complete 
the operation. For the above example, we can say that the throughput of the pipeline 
system is 10 ns or 100 MHz and the latency is 50 ns. If the pipeline is synchronous, the 
clock frequency should be 100 MHz and latency is 5 clock cycles. 
Similar to the assembly line in a factory, the performance (or throughput) is only 
dependent on the slowest stage delay instead of whole system delay. As a result, the 
goal of designing a pipeline system is usually trying to divide a system or an algorithm 
into as many stages as possible and also, the speed of each of the stages are similar. As 
overhead must be added in between each stages of the pipeline, a further division of a 
deeply pipelined system does not increase the performance very much. Micropipeline [7] 
is a pipeline architecture that allows very simple circuitry in a stage for deeply pipelined 
system. It applies transition-signaling conceptual framework instead of clocked-logic 
conceptual framework in its control. 
As a data set must take some latency to pass through the pipeline and before it 
coming out, other data set still can flow into the pipeline, problem may occur if there are 
some data dependencies between the data sets. For example, if there are two 
consecutive instructions that the operand of the second instruction must depend on the 
result of the first instruction, the second instruction cannot put into the pipeline 
immediately just after the first instruction. The second instruction can only put into the 
pipeline when the first instruction has pass through all the stages of the pipeline. 
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1.2.3 Asynchronous pipeline 
The difference of an asynchronous pipeline to a synchronous pipeline is that, in a 
synchronous pipeline, all the stages are controlled by the same signal, the clock signal, 
while in an asynchronous pipeline, localized handshake signal is used instead of the 
global clock signal. Figure 4 shows a typical architecture of a synchronous pipeline. In 
each stage, input data will be processed by the combinational logic. After the processing, 
the output of the combinational logic will be latched for the operation of the next stage. 
The clock duration must be large enough to complete processing of all combinational 
logic and so, all the glitch or hazard from the combinational logic can be filtered out. 
Stage 1 Stage 2 Stage 3 
r - j r J r - i 
I 13 1 I I ! ！ 
In i 1 u ! i -S o ,, i i I o i Out 
.1 g Z ^ I ^ ^ ._ I 
！ s i i 6 ^ ^ i 丨 曰 1 
I o o o _ 
I _ U _ I 1 _ I I _ U _ I 
J J 
Clock _J 
Figure 4: The architecture of synchronous pipeline. 
Figure 5 shows a classical asynchronous pipeline architecture that makes use of 
DCVSL as logic cell. There is no global clock signal to govern the operation of the 
pipeline and handshake control signals are used instead, to manage the data flow and the 
operation sequence between two pipeline stages. By the dual-rail coding of the DCVSL, 
completion of each stage can be detected from the data outputs of each stage and so, 
hazard or glitch can be eliminated. The asynchronous pipeline uses 4-phase handshake 
protocol (Figure 6). The operation of the DCVSL cells can be divided into the precharge 
phase and the evaluation phase that are controlled by the C-element in each of the stage. 
The C-element is a logic cell that its output would be ‘0’ when all its inputs are '0' and 
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its output would be T when all its inputs is T . For other input patterns, the output of 
the C-element would stay at the pervious value. As a result, the DCVSL cell of a stage 
can only enter the precharge phase when both the pervious stage and the next stage 
finish the precharge phase and the evaluation phase respectively. And also, the DCVSL 
cell of a stage can only entering the evaluation phase when both the pervious stage and 
the next stage finish the evaluation phase and precharge phase respectively. 
< accl acc2 acc3 
real 广 r e q 2 req3 
coml com2 
r f A A 
al 一 n � a2_n a3_n 
DCVSL “ DCVSL 
a l _ p � |a2_p a3_p 
Figure 5: A classical asynchronous pipeline architecture. 
I Evaluation | Precharge I Evaluation I 
I Phase I Phase | Phase | 
req 广卞、、 ^ 丨 4 ^ 
D a t a m ) f I valid Data 
I I I 
Figure 6: The 4-phase handshake protocol in an asynchronous pipeline stage. 
As stated above, the throughput of a pipeline system is dependent on the slowest 
stage in the pipeline system. In synchronous pipeline, the throughput or the clocking 
frequency is fixed and depends on the slowest stage under whatever input condition. 
But in asynchronous pipeline, the throughput is dynamic and only depends on the 
slowest stage in the current state of operation. As a result, the throughput of an 
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asynchronous pipeline system is always faster or equal to the synchronous one under 
this measure. And also, as there is no global clock in asynchronous pipeline, 
asynchronous pipeline does not suffer the problem from the clock skew. 
Although there are many potential advantages in asynchronous pipeline, in actual 
design, most of the asynchronous pipeline systems always need some complicated 
circuits to generate the handshake signals. The delay of these circuits may outweigh the 
benefit from the asynchronous pipeline. In this thesis, a novel asynchronous pipeline 
architecture is introduced and applied in the design of a pipeline ALU. The pipeline 
architecture has simple and fast handshake cells and the cells are embedded into the 
pipeline stages. As a result, the control overhead can be reduced and so, we can fully 
realize the benefit of the asynchronous pipeline. 
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1.3 Design Motivation 
Our research interest is on the asynchronous design methodology and 
asynchronous pipeline architecture. The motivation of designing the asynchronous 
pipeline ALU origins from the development of the small micro-coded processor of our 
Laboratory [8]. The processor (Section 6.1) has a multistage switch network, which 
allows concurrent processing in arithmetic and other function units. The switches in the 
switch network are controlled by instruction word such that the switch network can pass 
the data to suitable destination based on the instruction word. All its building block in 
the processor including adder, multiplier, subtracter, switches and FIFO registers are 
fully pipelined. As a result, it is expected to have high performance. The processor is 
originally designed for basic DSP operation such as DSP filter and ICT [9]. By 
changing the instruction word to the switch network, different operations can be 
implemented. The ALU is used to replace the substrator such that the capability of the 
processor can be extended. Another reason for designing the ALU is that ALU is a basic 
block in many digital systems. No matter synchronous or asynchronous, there are 
already many researches on ALU such that, there is large source of information of other 
ALU designs and so, we can compare our design with other ALUs easily. Table 2 
shows some of the information of the ALUs from other literatures for comparison. 
Literature Word Operation Technology Performance Design 
length Voltage methodology 
[10] 16 bit 3.3 V 0.5 \im 2.4 ns delay Synchronous, 
non-pipeline 
[11] 32 bit 4.5 V 0.5 |im 4.8 ns delay Synchronous, 
non-pipeline 
[12] 64 bit 2.5 V 0.25 [im 1 GHz Asynchronous, 
5-stage pipeline 
Table 2: The literature results of other ALUs. 
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IL Design Theory 
To implement the asynchronous pipeline ALU, we should ask ourselves what kind 
of asynchronous pipeline architecture should be used. And also, we need to decide what 
functionality or instruction should be implemented in the ALU. That will affect the 
hardware content in the ALU. Finally, we should consider how to divide the ALU to 
many pipeline stages. In this chapter, we will first introduce a novel asynchronous 
pipeline architecture that will be used in the ALU design. Then we will explain what 
kind of the instruction will be implemented in our ALU and how to partition the ALU 
into pipeline stages. In this part, as the main concern to affect how small of a pipeline 
stage can be in our ALU, we will describe different kinds of adders especially BLC 
(Binary look ahead carry) adder, which is the adder architecture used in our ALU. The 
detailed implementation of each function will be described in Chapter 3. 
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2.1 A Novel Asynchronous Pipeline Architecture 
2.1.1 The problem of classical asynchronous pipeline 
The classical asynchronous pipeline architecture described in section 1.2.3 (Figure 
5) must obey a very strict handshake protocol. The current stage must wait for both the 
previous and the next stage to finish a processing step (can be precharge or evaluation). 
And also, the classical C-element with many inputs is very slow. As a result, the control 
overhead of the architecture may be very large and will slow down the performance. 
In order to improve the performance, some modification on the handshake 
protocol can be made. First, a current stage is allowed to go into the evaluation phase 
when the next stage goes into the precharge phase, i.e. no need to wait for the precharge 
confirmation from the next stage. This can speed up the evaluation. Second, a current 
stage is allowed to finish the precharge phase even the previous stage is still in 
evaluation phase. This introduces a variable "enable" period between precharge and 
evaluation period. More explanation on this will be given in next section. 
2.1.2 The new handshake cell 
With the above modification, the slow C-element in the classical asynchronous 
pipeline architecture can be replaced by a simple handshake cell showed in Figure 7. 
The handshake cell mainly is a domino-style logic cell. It can have high speed due to its 
simplicity, low input capacitance from request and using single transistor in pull-up. 
With the handshake cell, the operation of a pipeline stage is divided into 4 phases: 
Evaluation, Hold, Precharge and Enable. Figure 8 shows the timing diagram of a 
pipeline stage using the new handshake cell. In the Evaluation phase, the current stage 
processes the data, which is valid at the input. After the current stage has finished its 
processing, it will enter the Hold phase. In this phase, the input data may become 
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invalid but the output should be held for the process in the next stage. After that, the 
stage will enter the precharge phase, which is necessary for DCVSL. After the 
precharge phase, the stage will enter the Enable phase. In this phase, the stage is waiting 
for the valid data appearing at the input. This phase can be omitted when the valid input 
data has already appeared during the precharge phase. 
VDD 
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Figure 7: The new handshake cell for the new asynchronous pipeline architecture. 
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Figure 8: The timing diagram of a pipeline stage with the handshake cell. 
2.1.3 The modified asynchronous pipeline architecture 
With the new handshake cell shown above, we can make some modification on 
the classical asynchronous pipeline architecture in chapter 1.2.3 (Figure 5) such that the 
performance can be improved. Figure 9 shows the basic structure of a FIFO (First In 
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First Out) applying the modified asynchronous pipeline architecture. It mainly 
composes of three domino-style logic cells. Two of them form a DCVSL cell and act as 
the logic cell. The remaining one is the handshake cell and is used to replace the C-
element in the classical architecture. The handshake cell in the FIFO is a little bit 
different from the one in Figure 7. Some modifications on the logic tree have been made 
such that the handshake cell in the FIFO can detects the completion of the previous 
stage directly. As a result, the static OR gate in the classical architecture can be 





T � T 
o_n J r L, 0_p 
< M M > 
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Figure 9: The basic structure of FIFO. 
Besides the above modification, due to the change of the handshake protocol 
stated in section 2.1.1, the position of the handshake element is also change accordingly. 
In classical architecture, the C-element takes the handshake signals from the pervious 
and the next stage to control the operation of the current stage. As a result, in the same 
pipeline stage, the DCVSL logic cell must respond after the C-element respond. Unlike 
the classical architecture, the handshake cell in our architecture detects the completion 
of the pervious stage and gives acknowledge signal to control the operation of the 
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pervious stage. As a result, in the same pipeline stage, the handshake cell and the 
DCVSL logic cell can be operate as the same time and so, the performance can be 
improved. 
ao ai ^ ao ai ^ ao ai ao ai 
FIFO FIFO FIFO FIFO 
• i_n o_n • i_n o_n • i_n o_n • i_n o_n • 
• i-P O-P • i-P o_p| H ' - P • i-P O-P • 
T=to Enable Enable Enable Enable 
T=ti Eval Enable Enable Enable 
T=t2 Hold Eval Enable Enable 
T=t3 Pre Hold Eval Enable 
T=t4 Enable Pre Hold Eval 
T=t5 Eval Enable Pre Hold 
Figure 10: The block diagram of an asynchronous pipeline FIFO. 
Figure 10 shows a block diagram of an asynchronous pipeline FIFO. Each of the 
pipeline stage is exactly the circuit shown in Figure 9. The diagram is used to 
demonstrate how our pipeline architecture works. Assume the pipeline is initialized at t� . 
At a particular time tj, the first stage is in the evaluation phase, the first stage will 
evaluate the input data and will pass it to the output. After some time, at time t2, the first 
stage will finish its evaluation and the data will pass to the next stage, the second stage. 
At that time, the second stage will enter the evaluation phase and the first stage will 
enter the hold phase. Subsequently, the first stage will go through the precharge phase, 
the enable phase and finally can enter into the evaluation phase again with a new data 
even the old data are still in a stage of the pipeline. 
The throughput of the pipeline at a particular time is 1/4T, where T is the time 
delay of the slowest stage in the particular time. If we can eliminate the enable phase by 
careful tuning all the delay in the pipeline, the throughput of the pipeline at a particular 
time will become 1/3T. 
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In the evaluation phase of a pipeline stage, the input data of the stage should be 
keep stable throughout the whole evaluation period. As a result, the acknowledge signal 
from current stage to precharge the pervious stage should be asserted after the end of 
evaluation of the current DCVSL logic cell. And so, the handshake cell should be 
slower than the DCVSL cell. As a result, our approach is delay sensitive and simulation 
is necessary to ensure the handshake cell of a stage has larger delay than the DCVSL 
logic cell in the same stage. 
As the handshake cells are used to control the timing of each pipeline stage, the 
delay in the handshake element would be a direct factor to limit the performance of the 
pipeline. On the other hand, the delay of the handshake cell must be bigger than that of 
logic cell. As a result, to increase the performance, we must make the delay of the logic 
cell as small as possible such that faster handshake cell is allowed. 
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Figure 11: Handshake principle for joining (a) and splitting (b) of datapath. 
Figure 10 actually is a very simple circuit structure that a DCVSL logic cell only 
has the input from one logic cell. And also, its output is only connected to one logic cell. 
In practice, a logic cell may take the input from more than one logic cell in the pervious 
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Stage. For this case, we need to detect the completion from all set of input and report the 
complete to each of the cell in the pervious stage. And also, a logic cell may have the 
output to more than one logic cell in the next stage. As a result, the logic cell must wait 
for the complete of all of the cells in the next stage before it goes into the precharge 
phase. Figure 11 shows the principle for the handshake cell connection between two 
pipeline stages for the above situations. Figure 11(a) shows an example of the 
handshake principle for joining two datapath which refer to case that a logic cell takes 
the input from two logic cells of the pervious stage. The logic tree in the handshake cell 
of the next stage is expanded such that it can detect the completion of two datapaths. 
The delay of the handshake cell is increased. Figure 11(b) shows an example of the 
handshake principle for splitting the datapath into two which refer to the case that a 
logic cell has the output to two logic cells of the next stage. A NAND gate is used to 
replace one of the inverter in both handshake cells in the next stage. The NAND gate 
combine the handshake signal from both handshake cells such that the pervious stage 
can only be entering the precharge phase when evaluation of both datapaths are finished. 
VDD 
reset � ” 
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Figure 12: The modified handshake cell with the "reset" signal. 
The correct functionality of the architecture depends on the charge storage of the 
floating node in the DCVSL logic cell and the handshake cell. The floating node has to 
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be initialized by precharging. A simple method is to make all the stage get into the 
precharge phase for initialization. Figure 12 shows the handshake cell with a NOR gate 
to replace an existing inverter. As a result, all the stage can enter the precharge phase by 
setting the "reset" to '1' and so "ao" to ‘0，. 
Two different asynchronous pipeline architectures have been presented in [13]. 
One is 2-phase pipeline circuit and the another one is 4-phase pipeline circuit. The 2-
phase pipeline circuit in [13] has the similar structure as the micropipeline in [7]. It 
makes use of the pseudo-static Svensson-style double edge-triggered D-flip-flops 
(DETDFF) [14] as the storage element and a C-element to control each stage of the 
pipeline. The DETDFF is fast and compact and so lead to the high performance of the 
2-phase pipeline circuit. 
The 2-phase pipeline circuit is implemented with bundled data model. A bundling 
delay must be added into the handshake path. The design of the two-phase pipeline 
circuit must follow two timing constraints: data setup and data hold. Comparing with 
our architecture, a 4-phase handshake protocol is used in our approach. As a result, 
more signal transition is need in our Approach. Our approach also has the constraint 
similar to the data hold constraint in [13]. But as we use complete detection in our 
approach, there is no data setup constraint in our approach and so no bundling delay is 
added. The bundling delay in [13] must be set based on a worst case condition. That 
will decrease performance. Besides, our approach makes use of the floating node as 
dynamic storage. No flip-flop is used in the datapath. As a result, our approach is not 
necessarily outdone. 
The 4-phase pipeline circuit in [13] is similar to the traditional asynchronous 
pipeline in section 1.2.3. In the 4-phase pipeline circuit in [13], the handshake control 
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circuit between the pipeline stages is an extended burst-mode state machine. Comparing 
with our approach, with the simplification of the handshake protocol, our handshake 
cell is simpler and so faster than the handshake control of the [13] and so, our approach 
would be faster than the 4-phase pipeline in [13]. 
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2.2 Design of the ALU 
2.2.1 The functionality of AT J J 
The functionality of an ALU (Arithmetic Logic Unit) varies with different designs. 
In our ALU, there are three kinds of operations performed. They are logic, arithmetic 
and shift/rotate. Besides these, our ALU can also generate flags to indicate the property 
and the state in the generation of the output. These flags include carry, overflow, zero 
and parity flag. 
Classification Operation 
Logic No operation (F = A) 
Not (F = � A ) 
And (F = A A B) 
Nand (F = ~ (A A B)) 
Or (F = A V B) 
Nor (F =�（A V B)) 
Excursive or (F = A ㊉ B) 
Excursive nor (F = ~ (A ㊉ B)) 
Implies (F = ~A V (A A B)) — 
Not Implies (F = A A ~B) 
Arithmetic Increment (F = A + 1) 
Decrement (F = A - 1) 
Negation (F = -A) 
Addition with/without carry (F = A + B + 0/1) 
Subtraction with/without borrow (F = A - B - 0/1) 
Shift/Rotate Left Shift 1 to 15 (SHL) 
Right Shift 1 to 15 (SHR) 一 
一 Left arithmetic shift 1 to 15 (SAL) 
^ h t arithmetic shift 1 to 15 (SAR) 
[Left Rotate 1 to 15 (ROL) 
Table 3: The instruction in our ALU. 
Table 3 shows all the instructions in our ALU. To have high throughput, we need 
to partition the ALU into as many stage as possible. The logic operations are very 
simple and do not require much hardware in the ALU. Shift/Rotate operations are more 
complex but the basic element is only multiplexer. As a result, Shift/Rotate operations 
do not affect the partition of the ALU greatly. For the flags generation, the most 
complicated operations are zero and parity flag generation. The operations of them are 
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very regular and very easy to partition into many stages and so, also do not affect the 
partition very much. This leaves the arithmetic operations. All the arithmetic operations 
involve addition and so adder is required. As there are many kinds of architecture for 
adder and different adders may have very different behavior and circuit structure, the 
choice of the adder architecture may greatly affect the final partition and so the 
throughput of the ALU. 
2.2.2 The choice of the adder and the BT.C adder 
In order to have high throughput, we must partition the adder into many stages 
that the processing time of each stage is as small as possible. The difference of different 
adders is mainly on how to generate the carry bits, as this is the key affecting the 
performance of an adder. The ripple-carry adder [15] (Figure 13) has very simple circuit 
structure and small average case delay. For n-bit addition, the ripple-carry adder 
requires n full adders connect in series. Each of the full adders performs the operation as 
described in Equation 1. As a result, the carry bits must be generated one by one from 
the least significant bit to the most significant bit and lead to large worst-case delay. 
The architecture of the ripple-carry adder is not very suitable for partitioning into 
pipeline. If we partition the adder heavily by allowing only simple two-input logic gate 
for each stage, we probably partition it into n+1 stages for n-bit addition and so, the 
latency of the ALU will be very large. 
Ai+i Bi+i Ai Bi Ai.i Bi-i 
_\f_Ji' I ]/ 、i_ M Ci.i 
Full Full Full 
…… Adder Adder Adder 
i+1 i i-1 
^ V V V 
Ci+2 Si+1 Cj+i Si Ci Si.i 
Figure 13: The ripple-carry adder 
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Si = Aj ㊉ Bi ㊉ Ci 
Equation 1 
Carry look-ahead (CLA) adder [15] is an adder architecture that tries to generate 
the carry bits as parallel as possible. It has much less worst-case delay but need more 
hardware to implement comparing with the ripple-carry adder. In the CLA adder, the G 
(generate) and P (propagate) bit patterns are computed first by Equation 2. Then the 
carry bits are generated from the P, G and the input carry Q. After that, the half adder is 
used to produce the S (sum) from the carry bits and P. 
G„=A„B„ 
P„=A„ ㊉ B„ 
C„+i =G„ +P„G„, + …+ P„ …IVrG … + … + P„ …PiG�+P„…PoCo 
n+\f n+1 � 
=1 Gn-r riPj whereG-i=Co，P„+i=l 
r=0 ^ j=n-r+l ^ 
S„=P„ ㊉ C„ Equation 2 
As the generation of a more significant carry bit does not require the less 
significant carry bits except the input carry, all carry bits can be generate in a parallel 
manner. On the other hand, the logic for more significant carry bit would be too 
complicated that can not be implemented with one logic stage if the word length is very 
large, say for 16-bit addition. As a result, the logic for the generation of the carry bits is 
usually broken down into many logic stages in the CLA adder. 
In our ALU design, as we would like to have the stage delay as small as possible, 
we have to choose an adder architecture that the generation of the carry bit can be 
broken down into as many stages as possible. The binary look-ahead carry (BLC) adder 
[3，16] shown in Figure 14 can meet our requirement. The concept of the BLC adder is 
similar to the CLA adder. The BLC adder divided the whole addition into 6 logic stages 
for 16-bit addition. The first stage, same as CLA adder, is used to generate the P and G 
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values. The second to fifth stages are for carry bit generation. The P and G values from 
the first stage will pass through and modified by these stages. A binary structure is 
adopted such that in each logic stage, a logic cell only accounts for two pairs of P and G 
values. The carry bits are generated at the fifth stage as the modified G value. The sixth 
stage (the last stage), also similar to CLA adder, is for the generation of the final sum 
and the carry out from the carry bits in the fifth stage and the P value in the first stage. 
A(15:0) B(15:0) Cin 
i i 丄, 
P, G Generator 
Sum, Cout Generator 
] 
Cout Y(15:0) 
• Pi’ = Pi and Gi 〇 Gi, = Gi or (Pi and Pj) 
V Gi' = Gi 
Figure 14: The BLC adder in our ALU. 
For the BLC adder in Figure 14，the logic of each logic cell in each logic stage is 
very simple. The logic cell can be implemented in two levels of logic even we only have 
two input logic gates. That means if we apply our pipeline architecture onto the adder, 
the logic tree of the DCVSL logic cells require at most only 2 nmos transistors in series. That can minimize the delay of each logic cell and so, allows having a fast handshake cell. As a result, the overa l throughput can b  increa ed. 
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Another advantage of the BLC adder is that its logic cells have only at most 2 fan-
out. And also, each logic cell is required to take input from only two sources. As a result, 
we have no need to add too much complicated handshake logic to the handshake path 
and so, we can keep the pipeline fast. 
Besides, the BLC adder has a very regular structure. This may reduce the design 
time although the BLC adder is just a part of our ALU. 
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III. Implementation 
In the pervious chapter, we have already explained the basic design theory and 
main concern on the design of the asynchronous pipeline architecture and the ALU. In 
this chapter, we will explain more detail on the whole design of the ALU and the 
implementation of each major function. After that, we will explain what design specific 
changes for the architecture have been made. 
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3.1 ALU Detail 
3.1.1 Global arrangement 
As stated in section 2.2, the main factor affecting the structure and the 
performance of the ALU is on the arithmetic operation. We choose to use the BLC 
adder to realize the arithmetic operation in our ALU. The logic tree of the DCVSL logic 
cell of each adder stage can be implemented in at most 2 nmos transistor in series and 
also, there is no reason that the other functional part of the ALU cannot be achieved the 
same way. As a result, we set a constrain on the design of the other functional part that 
we must divide the other functional part in as many pipeline stage as possible until the 
logic tree of each logic cell can be implemented in at most 2 nmos transistor in series. 
This constrain is also applied to all handshake cell in the ALU. There are two 
advantages for having this constrain. The first one is that that can limit the delay of each 
pipeline stage as small as possible. That can increase the overall throughput. The second 
one is that one can also limit the number of type of full-custom cell. That can save the 
time for layout design. 
Figure 15 shows the floorplan of our ALU. The ALU is divided into twelve stages. 
The logic tree of each logic cell and handshake cell in each pipeline stage contains at 
most only 2 nmos transistors in series. Besides the handshake 10’ the ALU takes two 
16-bit data words (A and B) and a 14-bit instruction word as its data input. On the other 
hand, the ALU can generate a 16-bit data word (Y) and a 4-bit flag as its data output. 
The output data word is generated from an operation between both of the two input data 
words and the operation is defined by the instruction word. The 4-bit flag is used to 
indicate the property and state in the generation of the output data word. We have used a 
long instruction word because there is no instruction decoder in the ALU. Long 
instruction word allows easier debug and the length of instruction word is not a concern 
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as our ALU is originally designed for embedding in our pervious micro-coded processor 
architecture in [8]. The instruction words for some specify instructions are shown in the 
table in section 6.2. In our ALU, the 2 input data word pass through the ALU from the 
first pipeline stage, together with the instruction word. Actually each instruction bit 
passes through the ALU by FIFO to each of the multiplexer or selector such that the 
instruction word can align with the 2 data words. 
1 2nd input B selection 
2 ； II P, G, logic generation 
3 Multiplexer 
based network 
4 Logic for shift/rotate 
Carry bits selection 
generation 
6 (BLC tree) p 
Output selection 
7 II 
8 Output generation 





Figure 15: The floorplan of our ALU. 
The first stage of the ALU is used to set the input operand B to zero selectively. 
The selection is controlled by the instruction bit "ZB". As a result, we can share the 
hardware of other instruction in the implement of the single operand instruction such as 
negation. 
The generation of the propagate (P), generate (G) and other logic term takes two 
pipeline stages, which are allocated to the second and third stage of the ALU. This is for 
the logical and arithmetic instruction. The first stage of this part is used to inverse the 
value of the input operand A and B selectively and controlled by the instruction bit "lA" 
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and "IB". The second stage of this part generates the G, XOR/XNOR (equal to P) and 
AND/OR term. With the help of first stage, the suitable P and G values for addition, 
subtraction, negation and other logic term for other logical operation can be generated. 
Besides, an instruction bit "L" is used to control the generation of the G value such that 
all the bit of the G value will set to 1. This forces all the carry bits to be '1' to prevent it 
altering the result for non-arithmetic instruction in final output generation stage. 
The logic selection part takes 2 pipeline stages, which are allocated to the forth 
and fifth stage of the ALU. The first stage of this part mainly composes of multiplexers. 
The multiplixers choose between the AND/OR and XOR/XNOR (P) terms and they are 
controlled by the instruction bit "LX". The second stage of this part is used to inverse 
the output of the first stage selectively and it is controlled by the instruction bit "LI". As 
a result, all combination of two-input logic can be implemented. 
The core for shift/rotate instruction takes 4 pipeline stages, which are allocated to 
the second to fifth stage of the ALU. This part mainly composes of the multiplexers and 
controlled by the instruction bits "SI", "S2", "S4" and "S8". The detail of this part and 
the principle of shift/rotate operation will be explained in later section. 
The output selection part takes 2 pipeline stages, which are allocated, to the sixth 
and seventh stage of the ALU. This part takes on the instruction bit "LR" and "LS" to 
choose the suitable output term from between logic/arithmetic, shift left, shift right and 
rotate. 
The generation of the carry bit takes 4 pipeline stages, which are allocated, to the 
forth to seventh stage of the ALU. It makes use of the binary look-ahead carry algorithm 
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shown in section 2.2.2. It takes the "carry in" signal from the instruction bit "C", the P 
and G term to generate the carry bit. 
The generation of the output data Y is at the eighth stage of the ALU. This stage 
mainly composes of the half adders for the arithmetic operation. This stage generates 
the output result by summing up the carry bits from the BLC tree and the P term from 
the output selection part. For logical instructions, as stated before, the instruction word 
will set all the carry bits to '1' such that the half adder only inverses the logic term 
generated at the output selection part. For shift/rotate instruction, the instruction word 
will set all carry bits to ‘0’ such that the half adder just passes the value from the output 
selection part. Besides, this stage also generates the carry flag and partial result of the 
overflow flag. 
The ninth to twelfth (the last 4) stages are mainly for the generation of the parity 
and zero flags. The remaining logic for the overflow flag is also in the ninth stage. The 
detail principle of the flag generation will be explained in later section. This part also 
contains the FIFO to pass the output data Y, carry and overflow flag to the last stage of 
the ALU such that all output can leave the pipeline at the same time. 
As our ALU is designed in pipeline architecture, an instruction usually needs to 
take more than one data cycle to complete. As a result, if there is some data dependence 
between the first and second instruction. The second instruction should wait for the 
complete of the first instruction. In the application to embed our ALU in a processor, 
the control of the processor should be able to resolve the situation. Usually a control 
resolves the problem by one or several of the following ways: 
• Insert NOP (no operation) instruction between the two instructions until the first 
instruction complete. 
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• Let the second instruction go but flush the pipeline and re-compute the second 
instruction when the first instruction completes. 
• Let the instructions, after than the second instruction, go into the pipeline until 
the first instruction complete. Then the second instruction can get into the 
pipeline when the first instruction finished. This is a better way but requires the 
instructions, after than the second instruction, have no data dependence with 
pervious instructions. A more complicate control is need. 
• Put no valid data to the ALU until the first instruction complete. Then the second 
instruction can get into the pipeline stage when the first instruction finished. This 
is only applicable to asynchronous pipeline. When a pipeline stage finishes the 
processing of the first instruction, the stage will get into an ideal state ("Enable" 
phase in out pipeline architecture) to wait for valid data comes. The first 
instruction still continues to pass through the pipeline and the part before the 
stage that the first instruction occupied will stay at ideal state such that no 
operation perform. This is a more power saving method. 
3.1.2 Shift and Rotate, 
Our ALU is designed to be able to perform arbitrary number from 1 to 15 of shift 
and rotate. Both left and right directions of shift are also implemented. There are 2 types 
of shift instruction: logical and arithmetic shift. The different of the arithmetic shift to 
the logical shift is that the MSB (the sign bit) will be preserved in the left shift and the 
MSB instead of ‘0，is used to fill the empty space in the right shift. The operation is just 
equal to the signed multiplication/division by a power-of-2 number. Both types of shift 
are also implemented in our ALU. 
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The shift operation is implemented by a 4 stage multiplexer based network in our 
ALU. Figure 16 shows the architecture of the multiplexer based network for 16-bit, 
arbitrary number of left shift. The multiplexers in the network choose between the bits 
in current position and the bits in a less significant position. The first stage is used to 
choose between the current and one less significant position. This is used to shift the bit 
pattern by one bit and is controlled by the instruction bit "SI". Similarly, the second 
stage is used to shift the bit pattern by two bits and is controlled by the instruction bit 
"S2". The third and forth stages shift the bit pattern by four and eight bit and controlled 
by the instruction bit "S4" and "S8" respectively. No matter what type of left shift, as 
'0，should be filled into the empty space from the LSB, the corresponding multiplexer 
can be simplified to AND gate to save the hardware. The architecture for the right shift 
is similar. The difference is only on the direction of connection. As MSB instead of '0' 
is filled into the empty space from MSB in the arithmetic right shift, no corresponding 
multiplexer can be simplified in right shift network. Both left and right shift networks 
are included in our ALU. As they can operate in parallel, they are also allocated in the 
second to the fifth stage of the ALU. 
MSB LSB 
「 M M S M f f l M - 。 
V Y V Y Y Y Y Y V V Y V 
Figure 16: Multiplexer based network for 16-bit, arbitrary number of left shift. 
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In our ALU, only rotate left operation is implemented. This is because the result 
of rotate right by n bit is equal to the rotate left by (16-n) bit. As a result, there is no 
need to implement both directions of rotate. As the ALU will generate the results of 
both directions of shift simultaneously internally, we can implement the rotate operation 
by combining the corresponding results of both directions of shift with OR gate. 
Equation 3 shows the relation between the operation of rotate left (ROL) by n bit, shift 
left (SHL) and shift right (SHR). Figure 17 is an example to show how the result of the 
operation of "rotate left by 5 bit" can be obtained from the result of "shift left by 5 bit" 
and ‘‘shift right by 11 bit" operation. 




^ fghi j klmnopabcde 
Figure 17: An example of rotate left by 5 bit. 
As both directions of shift network are also used in rotate instruction, the number 
of shift of both networks should be different. In our ALU, the value of the instruction 
bit "SI" to "S8" is inverted before they go to the right shift network. As a result, the 
number of shift of the right shift networks is always the first complement of that of the 
left shift network. That means if the left shift network performs the operation of shift 
left by n bit, the right shift network will perform right shift by (15-n) bit. 
For the rotate left operation, we should have one more right shift to the result of 
the right shift network. Besides, the results of both shift networks should be combined 
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by OR gates. The extra OR stage is regarded as the output selection part and 
implemented as ‘‘selective OR" in the sixth stage of the ALU. The "selective OR" stage 
actually is the gates perform the operation "Y = L + SR". The instruction bit "LR" is 
connected to "S" and used as the control. The result from the left shift networks is 
connected as "L". The result from the right shift network is connected as "R" with one 
bit right shifted. As a result, When "LR" = ‘0，’ the stage just pass the results of the left 
shift network. That is the shift left operation. When "LR" = ‘1，，the stage perform OR 
operation on the result from both networks. That is rotate left operation. 
As the MSB should be preserved in arithmetic shift operation, the instruction bit 
"SI" to "S8" is not used to control the shift of MSB in both shift networks. Before 
going to the multiplexer of MSB in both shift networks. The value of instruction bit 
"SI" to "S8" is modified by instruction bit "AS" and "LS" in the first stage of the ALU. 
As a result, the MSB will not be shifted for arithmetic shift operation. 
For the arithmetic right shift operation, the filling bit (the bit value that will be 
used to fill in the empty space in shift operation) will change from ‘0’ to MSB. The 
filling bit is generated in the first stage of the ALU and it is dependent on the MSB of 
the input data word A and the instruction bit "AS". If both the MSB and "AS" are T ， 
the filling bit will set to ‘1，. Otherwise, the filling bit is set to ‘0’. 
3.1.3 Flags generation 
Our ALU will generate four types of flag. They are carry, overflow, zero and 
parity flags. We do not implement the sign flag as the value is as same as the MSB of 
the output data word Y. 
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The carry flag is generated from the BLC adder in our ALU. The carry flag is 
used to indicate the value of carry/borrow out for the output data word Y in an 
arithmetic operation. If the carry flag is set, that mean the carry/borrow out is equal to 
'1' / '0'. If the carry flag is unset, the carry/borrow out is equal to ‘0，/ T . 
The overflow flag is used to indicate whether overflow occurs in generation the 
output data Y in an arithmetic operation. The overflow flag should be set in the 
following four cases: 
• Addition of two positive numbers but the result is negative. 
• Addition of two negative numbers but the result is positive. 
• A positive number is subtracted by a negative number but the result is negative. 
• A negative number is subtracted by a positive number but the result is positive. 
As subtraction operation is also implemented by the adder in the ALU, the last 
two cases for the subtraction actually are equivalent to the first two cases for addition. 
As a result, we are only need to consider the first two cases. For the generation of the 
overflow flag, the most convenient way is direct comparison of the MSB of the two 
input data words and the output data. This requires passing the MSB of the two input 
data words to the stage of generating the output and so, extra FIFO is needed. In our 
ALU, the overflow flag is evaluated by the Equation 4. 
Overflow = ‘ if 1 
1GI4 ㊉ GI5’ i fP i5=0 
Equation 4 
Pi5 is the P value of bit 15 generated at the first stage of the adder (the third stage 
of ALU). If Pi5 = '1', the addition must be on the two number of different sign. In this 
case，the overflow flag should be unset. G14 and G15 are the G value of bit 14 and 15 
respectively, generated by the BLC tree. G,^  would be equal to the carry out if = ‘0’ 
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and that can indicate the sign of two operand of the adder. With P15 = ‘0，’ both of the 
two operand are negative if G15 = '1' and both of the two operand are positive if G15 = 
‘0，. Gi4 is the carry bit to the bit 15 and will be equal to the MSB (sign bit) of the adder 
output if Pi5 = ‘0，. The circuit for the overflow detection takes two pipeline stages and 
located at the eighth and ninth stages of the ALU. The first stage of that part is for the 
XOR of the Gi4 and G15. The followed stage is controlled by P15 which set the overflow 
flag to be '0' ifPi5= '1' or the result of the pervious XOR stage if P15 = ‘0’. 
The zero flag, as its name, is used to indicate whether the output data Y is zero or 
not. To detect the zero flag, we need to have a 16-inputs OR gate for 16-bits data word. 
In our ALU, the 16-inputs OR gate, divided into 4 stages of the two-inputs OR gates 
with the structure as Figure 18. The OR gates are located in the late 4 stages of the ALU. 
I 
Figure 18: The structure of the zero and parity detection circuits. 
In our ALU, the parity flag will be set if the number of ‘1’ in the output data is 
odd. The method of generating the parity flag is based on the mathematical fact in 
Equation 5. The operation of detecting the parity of a long word can be divided into two 
parity-detecting operations of shorter word. An XOR gate is needed to combine the 
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result of the two parity-detecting operations. The operation can also be further divided 
until the word is short enough. In our ALU, the operation is divided to the detection of 
the parity from a 2-bits word. The parity of the 2-bit word can be evaluated by an XOR 
gate. The structure of the parity-detecting network is as same as that of zero flag in 
Figure 18. The only different is that all the OR gates in the zero flag detection network 
are replaced by XOR gates. 
E v e n + E v e n = E v e n 
E v e n + O d d = O d d 
O l d + E v e n = O d d 
Old + Old = Even Equation 5 
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3.2 Application of the Pipeline Architecture 
As we would like to have high throughput, some further modifications in our 
asynchronous pipeline architecture have been made. These modifications are design 
specific and must match with the design characteristic. 
3.2.1 The reset network for the pipeline architecture 
As stated in section 2.1.3, the correct functionality of the architecture depends on 
the charge storage of the floating node in the DCVSL logic cell and the handshake cell. 
As a result, initial precharge of the floating node is needed. In section 2.1.3，we propose 
to replace one of the NOT gate to NOR gate as Figure 12 such that a reset signal can be 
used to initialize the value of the floating nodes. On the other hand, this approach will 
add a little bit of delay in the handshake path and so slow down the throughput. In our 
ALU, another method of reset is used. A pmos transistor is added to each of the logic 
and handshake cell similar as Figure 19 such that, when reset is low, the pmos transistor 
will charge the node to high. 
VDD 
reset , ? L 
—C 3 • 
^ TL, r ai 
VDD VDD 
, j T � Ti 
reset r-" ^ — reset 
o-n 二 ] 「 ^ ~ r ^ ] 「 h o_p 
— i A > — 
Gi 'h r" ilp 
‘0 ‘0 
Figure 19: A FIFO with the extra pmos for reset. 
5 3 
An ALU design using a Novel Asynchronous Pipeline Architecture Result and Discusion 
One point must be noted that as no corresponding nmos transistor is added (that 
will destroy the performance of the cell), we must ensure no discharge path formed in 
the handshake and logic cell when the pmos transistor for reset is on. In static state, 
when the reset signal is put to the low for a long time, all "ai" signal of each of 
handshake and logic cell is set to high such that all nmos transistors for the handshake 
path will be on. Fortunately, at the same time, all values in the data path become invalid 
such that all nmos transistor for the data path (the nmos transistor in the logic tree of 
logic and handshake cell) will be off. As a result, no discharge path will be formed in 
static state. In a dynamic state, at the moment of the reset signal changing from high to 
low, due to the delay in the data path, there is some chance that some nmos transistors 
cannot turn off before the pmos transistors for reset turn on. This leads to the formation 
of a short-time direct path from the power supply to ground. To minimize the situation, 
% 
a special reset distribution tree as Figure 20 is used. The tree makes a pervious stage 
must be reset before the reset of next stage such that there are enough time for the data 
input of the next stage become invalid. And so, the nmos transistor in the logic tree can 
be off before the reset signal reach the stage. As the approach make no change on 
neither the handshake nor data path, the throughput will not be affected even we make 
delay of the reset distribution tree be large. 
r e s i t { > H > - I [ > — [ > I [ > H > ~ T [ > H > - T ~ t > H > -
T T T T 
ao ai ^ ao ai ^ ao ai ao ai 
FIFO FIFO FIFO FIFO 
• i_n o_n • i_n o_n • i_n o_n • i_n o_n • 
• | i _ p 0-p| • | i - P 0-p| H ' - P °-P| H ' - P o_p| • 
Figure 20: The reset distribution tree. 
Our ALU is a simple data path and do not contain any feed back in the data path. 
If feed back of the data path exist, as we cannot distinguish which of the stage should be 
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the first stage, this approach may be not suitable to use or extra modification is needed. 
One of the modifications can be inserting an extra FIFO stage with special FIFO cells. 
The special FIFO cell includes the nmos transistor corresponding to the pmos transistor 
for reset. As a result, we can safety regard the special FIFO stage as the first stage of the 
pipeline. The special FIFO stage is also useful as an input stage in the case that we do 
not ensure the data inputs will become invalid when the reset signal come. 
3.2.2 Handshake simplification for splitting and joining of datapath. 
As stated in the section 2.1.3，extra logic must be added for splitting and joining 
of datapath. That will decrease the throughput of the system. As our approach is delay 
sensitive, we will have the delay of each circuit element from simulation in the design 
process. As a result, we can make some handshake simplification with these 
information. � 
pre n i > ao ai 
Slow _ 













Figure 21: The simplified handshake for joining of datapath. 
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Figure 21 shows a block diagram of a circuit that a logic cell has many inputs 
from the pervious stage. In theory, the handshake cell must detect the completion from 
all the inputs but as we know the delay of all logic cells, we only need to detect the 
completion from the logic cells with the slowest delay. 
In our ALU, as the logic tree of the handshake cell is restricted to at most 2 nmos 
transistors in series, the handshake cells in the ALU can only detect the completion 
from at most 2 pairs of data. That is already enough in our design. 
In our ALU design, the logic tree of the logic cell is also restricted to at most 2 
nmos transistor in series. At the same time, our ALU has a very regular structure due to 
the regular structure of BLC adder, shift/rotate network and zero/parity detection 
network. At a result, the delays of different logic cells are very similar. 
、 
Stage 1 Stage 2 Stage 3 
ao ai "^"f ao ai ao ai 
GH GH GH 
ao ai ao ai ao ai 
LH 广 LH r — LH 
pre + pre pre 
DCVSL 
DCVSL • to 2 cell • DCVSL 
ao ai ao ai ao ai 
o ~ • 
LH 广 LH LH 
pre pre ^ pre 
L — 
DCVSL DCVSL DCVSL 
Figure 22: The modified handshake for splitting of datapath. 
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Figure 22 shows the block diagram of a circuit in which, there is a logic cell 
"DCVSL to 2 cell" in stage 2 having the output to two logic cells in the next stage. In 
theory, that logic cell and the corresponding handshake cell can only allowed to enter 
the precharge phase when both corresponding logic cells in stage 3 finish its operation. 
The structure of Figure 1 lb should be used for handshake circuit and extra delay will be 
added. 
Assume the data to reach each of the logic cell in the stage 2 at the same time 
approximately, as the delay of logic cells in our ALU have similar delay, the time for 
the data to reach the stage 3 is approximate the same. And also, the time of the 
completion of stage 3 is approximate the same. If the difference of the delay between 
the handshake and logic cell is large enough to cover the different, the logic cell 
% 
"DCVSL to 2 cell" can enter the precharge phase by only detecting the completion from 
one of the path. In our ALU, only the delay in the logic tree in the handshake cell is 
already bigger than or equal to that of logic cell. Besides, the handshake cell has one 
more inverter delay than logic cell. As a result, we have enough margins for using the 
above approach. 
The approach has an assumption that the data to reach each of the logic cells of a 
pipeline stage at the same time approximately. Actually, even the data reach an input 
stage at the same time, if there are many stages in the pipeline, the difference of delay 
between the data path may be accumulated when the data pass through the pipeline. As 
a result, the difference may be bigger than our margin in some of the stage. For this 
reason, the handshake cell ("LH" in Figure 22) in our ALU is not put into the precharge 
phase by the corresponding handshake cell in the next stage. They are actually 
precharged by the global handshake cell ("GH" in Figure 22). The global handshake cell 
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detects the completion from the slowest data path of the pervious stage. As in Figure 22, 
the global handshake cell ("GH") in stage 3 precharge all the local handshake cell 
("LH") in stage 2 at the same time. As a result, the logic cell in the stage 1 will enter the 
evaluation/enable phase at the same time. 
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IV. Result and Discussion 
The test chip of the ALU with the testing circuit is implemented in AMS 0.6-|xm, 
triple metal CMOS technology. The size of the test chip is about 3.2 mm x 3.2 mm but 
the core size is about 1.8 mm x 1.5 mm. The total cell count is about 4000. The chip is 
packaged in the 84-pin PGA (Pin Grid Array) package. 
As we only allow 2 nmos transistors in series in the logic tree of handshake cell 
and DCVSL logic cell, we only need to have 7 types of dynamic logic cell and some 
other simple standard CMOS logic gate (mainly inverter) for the design of the ALU. As 
a result, for the design of the layout of the ALU, the layouts of these dynamic logic cells 
and standard CMOS logic gates are designed in full custom first. Then the entire layout 
of the ALU is generated from the schematic of the ALU by the automatic place and 
route function provided by Cadence. The layout and schematic of the ALU and other 
circuit element can be found in section 6.4. 
As spice simulation may be very slow and take too much of memory for large 
digital design, VHDL simulation is used instead of spice simulation for function 
verification. The basic dynamic cells and logic gates are first simulated by Hspice to 
extract the timing parameters. The VHDL description of each basic cell can be written 
to model the behavior of them. As a result, we can verify the function and timing of the 
ALU in logic level by VHDL simulation. 
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4.1 Measurement and Simulation Result 
The ALU is implemented in the test chip with the testing circuit (Figure 23). The 
testing circuit is used to generate the handshake signals for the ALU such that we are no 
need to provide the external handshake or clock signal for measurement. Besides, the 
testing circuit is capable to produces two extra signals "romid" and "roslow". Both 
signals are generated from the output handshake signal "ro" by passing the "ro" signal 
to a number of T-type flip-flops, which are in series. Both signals are used as another 
mean for measurement of "ro" signal (the throughput of the ALU) in case the "ro" 
signal is too fast to measure. The speed of "romid" is 1/16 of the "ro" and the speed of 
"roslow" is 1/65536 of'ro". 
\ ro 
> reset ro d ^ 
reset _ } [ . , 
romid 、 
^ r e s e t a T U J + • 
H • "l roslow 
3 + 4096 ^ 
N ^ ^ ALU 
Instruction word^ 8 , Output flag ^ ^ 
Input data words^ Output data word 〉 
— ^ 
Figure 23: The testing circuit in the test chip 
For the ease of interfacing with the outside world, the data and instruction input of 
the test chip is in single-rail coding. The single-rail coding input is converted into dual-
rail coding input for the ALU inside the chip. For the measurement of the test chip, we 
should set the "reset" signal to ‘0，before power on as the reason stated in section 2.1.3 
and 3.2.1. Then we can set up the desirable input data and instruction and set the "reset" 
signal to ‘1，such that the ALU in the test chip will start to operate and evaluate the 
input data repeatedly. As data will go through a similar data path even for different 
instruction in our ALU, the performance of the ALU for different instruction would be 
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very similar. We can verify the functionality of the test chip by observing the data 
output and measure the throughput by observing the waveforms of "ro", "romid" and 
"roslow". 
To verify the functionality of the test chip, an addition instruction (58C3 + B4B8) 
and a rotate left instruction (Rotate 9C3E Left by 5) have been applied to the test chip. 
The addition instruction can activate all part of the ALU except the shift/rotate network 
that can activate by the rotate operation. For each of instruction, a static value is applied 
on the input of the test chip. As the control signal is generated inside the test chip, the 
test chip will execute the instruction and setup the result at the output repeatedly. For 
the two tested instructions, the output is matched with the expected value and so the 
functionality of the ALU would be correct. 
% 
Table 4 shows the measurement result of the test chip, together with the 
simulation result of the ALU. All measurement and simulation are assumed in room 
temperature and 5V power supply is used. The Hspice simulation is actually on the first 
prototype of our ALU [17], which can only perform logic and arithmetic operation. The 
Hspice simulation of the full version of our ALU requires too much memory that we 
can not simulate it successfully. We expect the simulated throughput of the final version 
would be similar to that of the prototype as added functionality is done by adding more 
pipeline stage or increasing the parallelism of a stage. 
Throughput 
- V H D L simulation of the ALU About 425 MHz 
Hspice simulation of the ALU About 370 MHz 
Measurement result of the test chip About 220 MHz 
Table 4: The measurement and simulation result of the ALU. 
The measurement result is slower than both Hspice and VHDL simulation results 
of the ALU. The reason is that we have not added the effect of the global routing 
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parasites to the Hspice and V H D L simulation. The effect of the global routing parasites 
will be discussed in next section. 
Design Word Operation Technology Performance Design 
length Voltage methodology 
Proposed 16 bit 5 V 0.6 ^ im 220 M H z Asynchronous, 
12-stage pipeline 
~[To] 16 bit 3.3 V 0.5 |xm 2.4 ns delay Synchronous, 
non-pipeline 
[U] 32 bit 4.5 V 0.5 \ i m 4 . 8 ns delay Synchronous, 
non-pipeline 
[12] 64 bit 2.5 V 0.25 \im 1 GHz Asynchronous, 
5-stage pipeline 
Table 5: Comparison of our A L U with other literature result. 
Table 5 is a copy of Table 2 in section 1.3 together with our measurement result. 
It shows the comparison of our A L U to the other design. Our measurement result of the 
A L U has slower performance than the A L U in [10] and [12]. The A L U in [10] is 
implemented in 0.5 ^ m C M O S technology and is a non-pipeline design. As a result, it 、 
has less control overhead than our ALU. On the other hand, the performance of a non-
pipeline A L U decreases as the word length of the A L U increases. The A L U in [11] is a 
32-bit non-pipeline ALU. It has the delay double of the A L U in [10], which is a 16-bit 
non-pipeline ALU. For a fully pipelined A L U such as our ALU, the increase of word 
length usually only increases the number of pipeline stage. That only increases the 
latency but not the throughput of the ALU. The A L U in [12] is a 64-bit 5-stage 
asynchronous pipeline ALU. It is implemented in 0.25 ^ im C M O S technology and so it 
is much faster than our A L U design, which is implemented in 0.6 \im C M O S 
technology. 
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4.2 Global Routing Parasites 
The reason of the difference between the simulation and measurement result is the 
existence of the global routing parasites. These parasites add some delay between each 
of logic cell and so the performance of the A L U is decreased. As the routing between 
the logic cell is done automatically by software, we have less control on the length of 
the global routing nets and also the delay of these nets. 
Distribution of net delay 
300 n 
250 - A 
200 - i|j \ 
：\ rising delay 
I 150- \ falling delay! 
u • 、 、 
100 - \ 
n ‘ 、 ^ … - -
0 -H 1 1 •*• r— 1 1 I r I 
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 
Net delay (ns) 
Figure 24: Distribution of the delay of the nets between any pipeline stages. 
To analysis the effect of the global routing net to the performance of our ALU, the 
delay of each of the net is extracted from the final layout of the ALU. Figure 24 shows 
the distribution of the delay of the net between any two pipeline stages and Table 6 lists 
the simple statistic of the net delay. From these results, we can notice that the average 
net delay is not very high but we have a comparable large standard deviation. That 
means there are some of the net having the delay much larger the average delay. This 
may be the source to slow down the performance of the A L U as the performance of a pipeline system is depend on the slow st stage. Within these nets, the l ngest one has 
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about 0.95 ns of rising delay. As the net is used to propagate the reset signal, it makes 
no effect on the throughput of the ALU. The rising delay of the longest net that will 
affect the throughput is about 0.57 ns, which is about 5 times of the average delay. As 
most of the nets (97% for falling, 83% for rising) have the delay less than 0.2 ns, A 
better placement and routing should be exist such that all long nets are eliminated with 
no or small increment of average delay. This will lead to a significant improvement of 
the performance of the ALU. 
Falling delay Rising delay 
Average 0.062 ns 0.115 ns 
Standard deviation 0.057 ns 0.106 ns 
Table 6: The statistic of the delay of the nets between two pipeline stages. 
In order to compare the performance of the asynchronous A L U with a 
synchronous version, the performance of the synchronous version of the A L U is 
% 
analyzed from the A M S standard cell data book. Assume the synchronous version of the 
A L U is implemented with similar structure of the asynchronous version. The worst case 
logic delay in a pipeline stage would be 0.45ns. The worst case delay of a D-type flip-
flop would be 1.15ns but data must be setup at the D input 0.31ns before latching in. 
Assume the synchronous version have the similar routing delay as the asynchronous 
version, the throughput of the synchronous version A L U would be 
1/(0.45+1.15+0.31+0.57) = 403 MHz. Under this measure, our asynchronous A L U 
would be slower than the synchronous ALU. But on the other hand, it is difficult to 
implement such kind of synchronous A L U with very small stage delay in practice due 
to the clock skew problem. 
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4.3 Low Power Application 
The main concern of the design of the A L U is on the throughput. For the power 
analysis, the power dissipation of first prototype of the A L U was simulated by Hspice. 
The simulation is done by measuring the current flowing from V D D to the A L U for a 
long time interval. Then we can integrate the current and find the average current 
flowing from V D D to ALU. The average power dissipation is the average current times 
the V D D . Table lists our Hspice simulation result for the power of first prototype of the 
ALU. The power dissipation of the A L U in full version will be larger as it contains 
more logic. 
V D D Input speed Average current Power dissipation 
5 V 370 M H z 123 m A 615 m W 
3.3 V 300 M H z 55 m A 182 m W 一 
Table 7: The power dissipation of first prototype of the ALU. 
Comparing with the A L U in [10], the power dissipation of the A L U in [10] is 200 
m W at 300 MHz, 3.3 V power supply. The first prototype has similar power dissipation 
to the A L U in [10]. The power dissipation of the full version of our A L U will be larger 
than the A L U in [10] as our A L U has more functionality than the A L U in [10]. 
In our ALU, no matter what type of instruction, the input data must pass through 
all circuit in the ALU. For example, the shift/rotate network still will process the input 
data even the current instruction is arithmetic operation. For low power application, we 
should avoid to activate such kind of useless part. In an asynchronous design, we can do 
that simply by not allowing the valid data appear in the input of the useless part. Some 
extra circuit is need and so the performance decreases a little bit. For synchronous 
design, it is difficult to do that as by definition, all part of the circuit in synchronous 
design should controlled by the same global clock signal. 
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In our pipeline architecture, the correct functionality is dependent on the charge 
storage of the floating node. The charge leakage from the floating node may cause some 
problems on the operation if the data rate is too low. As part or even the whole design 
may be deactivated in low power application, we should eliminate the charge leakage 
problem for low power operation. 
When part of the design is deactivated, all the pipeline stage in the part will stay at 
the "Enable" phase to wait for the new data come. The floating nodes in the part will 
stay at high. To eliminate the charge leakage problem, we need to refresh the floating 
node occasionally. W e can make use the reset structure in Figure 19 for refresh. Figure 
25 shows the modified reset structure for refresh. A refresh control circuit is need such 
that the pulse should only be send occasionally when the corresponding stage is 
deactivated. Similar to the reset signal, no matter how complicated of the refresh control, 、 
as it is separate from the data and handshake path, it does not affect performance of the 
design. 
refresh global 
pulse reset VDD 
J L X 
I i h 
— o < ^ 1 — f - o C ^ ~ 
a � � � r ^ ~ ^ 
r i I 
ro 
Figure 25: The refresh of a handshake cell. 
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V. Conclusion 
This thesis describes a design of 16-bit ALU, which is using a novel asynchronous 
pipeline architecture. Our architecture is developed by modifying the handshake 
protocol and the structure from the traditional asynchronous pipeline architecture. Our 
architecture has a looser handshake protocol and simple, fast handshake cell. As a result, 
our architecture can support high performance circuit design. As our architecture is 
using a looser handshake protocol, the architecture is delay sensitive and so simulation 
is required to ensure the timing between pipeline stage. 
Our A L U is fully pipelined. It totally contains 12 pipeline stages and the logic in 
each stage is simple enough to implement in at most 2 nmos transistors in series in the 
logic tree of the D C V S L logic cell. As a result, we can keep the stage delay to be 
minimized. Besides the handshake 10，our A L U takes 2 16-bit data words (A and B) 
and a 14-bit instruction word as its data input. The A L U can generate a 16-bit data word 
(Y) and a 4-bit flag as its data output. The output data word is generated by an operation 
between both of the two input data words and the operation is defined by the instruction 
word. Our A L U can perform 3 types of instruction. They are arithmetic, logic and 
shift/rotate. And also, the A L U can generate 4 types of flag to indicate the property and 
the state in the generation of the output data word. They are carry, overflow, parity and 
zero flags. 
Our pipeline architecture is applied on the design of the A L U with some design 
specific modification. The A L U is implemented with A M S 0.6 ^im, 3-layer metal 
C M O S technology. The Hspice simulation result of the first prototype of the A L U 
shows that the throughput is bout 370 M H z with 5V power supply. The final version of 
the A L U should have the similar simulation speed. The measurement result of the final 
6 7 
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version of the A L U shows that the throughput is about 220 MHz. The reason for 
difference to the Hspice simulation result is that the global routing parasites do not 
include in the Hspice simulation and these parasites cause quiet large delay between 
pipeline stage. From the parasite analysis, there is a high possibility that the parasites 
can be largely reduces. If we can make a better placement and routing, the throughput of 
the A L U can be increase significantly. 
% 
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VI. Appendixes 
6.1 The Small Micro-coded Processor 
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6.2 The Instruction Table of the ALU 
ZB lA IB L LX L I C AS LR LS SI S2 S4 S8 Ope r a t i o n 
A r i t h m e t i c 
0 0 0 0 1 0 0 - 0 0 - - - - A + B 
0 0 0 0 1 0 1 - 0 0 - - - - A + B (+1) 
0 0 1 0 1 0 1 - 0 0 - - - - A - B 
0 0 1 0 1 0 0 - 0 0 - - - - A - B (-1) 
S i n g l e operand a r i t h m e t i c 
1 0 0 0 1 0 1 - 0 0 - - - - A + 1 
1 0 1 0 1 0 0 - 0 0 - - - - A - 1 
1 1 0 0 1 0 1 - 0 0 - - - - - A 
Log ic 
1 0 0 1 1 1 1 - 0 0 - - - - A (NOP) 
1 0 0 1 1 0 1 - 0 0 - - - - NOT A 
0 0 0 1 0 0 1 - 0 0 - - - - A NAND B 
0 0 0 1 0 1 1 - 0 0 - - - - A AND B 
0 1 1 1 0 0 1 - 0 0 - - - - A OR B 
0 1 1 1 0 1 1 - 0 0 - - - - A NOR B 
0 0 1 1 0 0 1 - 0 0 - - - - A i m p l i e s B 
0 0 1 1 0 1 1 - 0 0 - - - - A no t i m p l i e s B 
0 0 0 1 1 0 1 - 0 0 - - - - A XNOR B 
0 0 0 1 1 1 1 - 0 0 - - - - A XOR B 
S h i f t / R o t a t e 、 
0 - - 0 - - 0 0 0 1 1 0 0 0 SHL 1 
0 - - 0 - - 0 0 0 1 0 1 0 0 SHL 2 
0 - - 0 - - 0 0 0 1 1 1 0 0 SHL 3 
0 - - 0 - - 0 0 0 1 0 0 1 0 SHL 4 
0 - - 0 - - 0 0 0 1 0 0 0 1 SHL 8 
0 - - 0 - - 0 0 0 1 1 1 1 1 SHL 15 
0 - - 0 - - 0 1 0 1 1 0 0 0 SAL 1 
0 - - 0 - - 0 1 0 1 0 1 0 0 SAL 2 
0 - - 0 - - 0 1 0 1 1 1 0 0 SAL 3 
0 - - 0 - - 0 1 0 1 0 0 1 0 SAL 4 
0 - - 0 - - 0 1 0 1 0 0 0 1 SAL 8 
0 - - 0 - - 0 1 0 1 1 1 1 1 SAL 15 
0 - - 0 - - 0 0 1 0 0 1 1 1 SHR 1 
0 - - 0 - - 0 0 1 0 1 0 1 1 SHR 2 
0 - - 0 - - 0 0 1 0 0 0 1 1 SHR 3 
0 - - 0 - - 0 0 1 0 1 1 0 1 SHR 4 
0 - - 0 - - 0 0 1 0 1 1 1 0 SHR 8 
0 - - 0 - - 0 0 1 0 0 0 0 0 SHR 15 
0 - - 0 - - 0 1 1 0 0 1 1 1 SAR 1 
0 - - 0 - - 0 1 1 0 1 0 1 1 SAR 2 
0 - - 0 - - 0 1 1 0 0 0 1 1 SAR 3 
0 - - 0 - - 0 1 1 0 1 1 0 1 SAR 4 
0 - - 0 - - 0 1 1 0 1 1 1 0 SAR 8 
0 - - 0 - - 0 1 1 0 0 0 0 0 SAR 15 
0 - - 0 - - 0 0 1 1 1 0 0 0 ROL 1 
0 - - 0 - - 0 0 1 1 0 1 0 0 ROL 2 
0 - - 0 - - 0 0 1 1 1 1 0 0 ROL 3 
0 - - 0 - - 0 0 1 1 0 0 1 0 ROL 4 
0 - - 0 - - 0 0 1 1 0 0 0 1 ROL 8 
0 - - 0 - - 0 0 1 1 1 1 1 1 ROL 15 
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6.3.4 The VHDL simulation 1 for logic instruction 
NOP: int = 13，NOT: int = 12, N A N D : int = 00, AND: int = 01，OR: int = Oc, 
NOR: int = od，IMP: int = 04, NIMP: int : 05，XNOR: int = 02, XOR: int = 03. 
• I n II 11 I | i — ~ n — ' I — • 
I - [ 1 1 _ _ : 
HH ^ ^ [ o J I I I ‘ 1 ； 
• le i 
• 8 丄 _ , II ' — — I , — —： 
^m I o 1 I • 
圓 ^ _ _ 丄 ^ I ' _ _ i 
Is^  I ^ 1 ； 
I .111 _ _ \ 。 
• S i •“ a 
j| 8 丨 
^^m [ ^ [ o J I ‘ 1 
IH I <0|| I : 
I ^ 丄 _ ^ I I ^ _ ~ I 
IH I o ~^ I ： 
• 8 ： 
g m ^ [ o J I ‘ 1 ； 
• z i 
I 8 _ ' I I ‘ I , ； I f l i ^ j-i 
^ ^ I o J I ‘ 1 ： 
^^ m I ^ I I 
I s 丄 _ _ ~ I I ^ _ ~ ； 
^m I o ^ I ‘ 
I _ i l l _ _ _ ^ I I ~ _ _ _ : 
• £ 1 ； 
_ 8 _ _ , I I , I , ： 
I . • … … H - i . … • 图 〕 z q i L i I . . L , � 
_ [ i l l 
• s 丄 — I I — ' — — I , — — ： 
^M I o 1 I ： 
II 8 ^^m \ l _ o J I I 1 ； 
• g I ,| 1| i 
I M W ~ ~ ~ ； 
• - -g-- J. § 
_ [ _ j ^ ‘ — I I — ； 
^m I 1 I o~^ ^ I i I : 
I 5 [J] 1 1 ~ I 口 I ^ \ 
^m CO ; 
• s ii 'I 1' ； 
^ m o ？ ( 1 ； 
^ m o I “ 
-> — < - — 1 1 — ; • p 
[ M M (O 
^m CM IJ I 
I P 1 c u ： 
^m CO I ^  I 
隱二 .丄 1 l . : [ ! e d ‘ d . i e d . B d _ ^ ~ 1 圓 i � n £ o N o 0_ f ^^m E
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6.3.5 The VHDL simulation 2 for logic instruction 
NOP: int = 13，NOT: int = 12，NAND: int 二 00, A N D : int = 01, OR: int = Oc， 
N O R : int = od, IMP: int = 04，NIMP: int = 05, X N O R : int = 02，XOR: int = 03. m II II 11 I 11 p^ r——’’H 
• 5 8 ： 觀 
_ § — I ' — 1 1 I — ： “ 
^^ f ！a11 I ； 
I 8 丄 _ ~ I I ^ _ ： 
圓 口 L I J J 二 r ^ � 口 k ； 
I S i 
醒 丄 ™ ^ ， ^ [ r Z l p ^ p T T T J . — ..:- i 
釅 p F i ^ n ^ n : i 
• 8 '' 11 I — ： 
• ？i , ： 
in « "S 1{ |. ： 
• ^ 8 ； 
• 8 1' 11 I i 
• ^ i§ ^ ll ' I 1 
I•…….tzJ …" 
• s : I 8 丄 _ , “ I I 1 . ； 
• 8 ： • 8 || '' 11 I ； 
I . | T | [ I ~ I I ^ _ _ I _ ： 
I...……UJ-I..…14143 讓、 
II s _ s 丄 — l l — ‘ I,——: 
• 8 
H 8 1' 11 I ： 
^^ 5 ® 11 I 1 ； 
I \ J \ _ ~ ~ : : � 
• i. § I o m r ^ r ^ ^ \ § 
_ 1 — l l — I ： I ul mn i 
^ ^ 00 II 导 ll ” 1 ; 
• 8 1| i 
^ ^ m o 
II I 1 1----；- § • ： 8 ^H cj I p \ C^ q i 
CO ^^^^ 
m ° 1T s s s ^ i s i g s d g ^ ^ S 
ram.. ...J J.. L I J J.. . .LIMTMS r x ^ i ^ r ^ r t ^ j 。 
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6-3.14 The measurement of the signal “ro” for the test chip 
I ^ , - ...…1‘.... I ••,....…A. . I .. 1 1 
賺 ： ； ：i ： … ： … ： 
Sf I I T IF '' i •: • . . •.•••.•••',•.• 4 1 
關 《 ^ ^ ^ r 卜 ： 
發咨 i ‘...-,-..- .-.-. — - , —,- W-...�"..�-,.«•…、•-»,>.‘•.•...、•. ....、，•».«,, .. ,.一 ...、.,•..„,.... ^ ... ... ,...„. » , . ‘ “ 
ll^ 盼~~J 一1 y--- ^  — K- ‘―和.-•-•— -.--4- —-1：^-； -V--—制 
L \ i ' . \ > \ L i ^ i 、 \i \ \ I 
h / , \ / 、 , - \ /i ; K \ 
i v y \ , ; I 、、卜 F . , • I 
iHl 丨 ：、！^ ^^  丨 ’ … ’ .'、〈丨 I 
I ‘ ‘ i ！ i + I 
繼 m ^ ^ g u p i m i i n i ^ n i ^ j j 丨 
Acquisition Sampling mode real time 
Memory depth automatic Memory depth 256pts 
Sampling rate automatic Sampling rate 1.00 GSa/s 
Averaging off 
9-bit BW Filter off Interpolation on 
Channel 1 Scale 1.00 V/div offset 3.000 V 
BW limit off Coupling DC Impedance IM Ohm 
〜 , . Attenuation 9.975 : 1 Atten units ratio Skew 0.0 s 
Channel 2 Scale 5.00 V/div Offset 10.11 V 
BW limit off Coupling DC Impedance IM Ohm 
, Attenuation 9.977 : 1 Atten units ratio Skew 0.0 s 
二 b a s e Scale 2.00 ns/div Position -15.759340 ps Reference center 
Trigger Mode edge Sweep auto 
Hysteresis normal Holdoff time 60 ns Coupling AC 
Source channel 2 Trigger level 3.48 V Slope risina 
Measurement ^ 
current mean std dev min max 
Frequency(!•) 222 67 MHz ？ 138.122 MHz ？ 58.5718 MHz ？ 57.289 MHz ？ 240.72 MHz 
I = ⑴ V 104.9 m V 776.8 m V -110 mV 5.35 V 
Marker O m V -32.7 mV 485.6 m V -650 mV 5.15 V 
X Y 
A (1) = -15.763231 us 3.59 V 
B (1) = -15. 758685 jis 3. 51 V 
A = 4.546 ns -80 mV 
I M X = 219.97 MHz 
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6.3.15 The measiirement of the signal “romid” for the test rhip 
！I乂…I ^ — ^ — — ^ — ： — J — ； 二 ― ： 二:二 J"':子二！I:' |二〔： 
i A ： • 卜、"，• '""••'.各 “一 一一.• .1.….4 ； a i ： P > ； 1 i ； i t - ： I f r ^ i ； ： ！ . ： i ？ I 
i • ‘ - I 、 、 ； zy -•、 ！ . '..：... ；..• 、…. i Liii I i、一;、、 . i 广 、 〜 个 、 . 、广一>一‘''\ I 
FpVrl f i ； 1 li • ： i ；• ： I ！ \ I 
I <, ,, ,. „ .......；…...I…......‘二一..，..，• ;„„[,<--， i 1 i I ； • I -1' • ： T ： ； • ！ T 
； ,, I I ； I T i . 1 
I n j w — i h - ' — 1—-fc__；I ： ； ： 
L 丨 一 一 r - 一 — 一 一 广 4. _ , . _ _ _ _ _ ： 4J： "... I 
1""‘ - r f- ‘.、."•一. 一 4 —4-1..- i.、、」、一..  i Jl| : , • ： ;i ： ... i IJLI....... ； - i J- ！ i - i I ！ ！ r —？ • i•‘•-•- ； -；-••]• •  i- . . I i .J i 
[/I U 广’I I ； : |l 1 ； J ‘ ！； J i 
I";隱::‘''v、|i ‘ ^ '' '} “ 4- ^ …卜 i 
_ ! i ; L 、 : ： 、、— — ; 
Acquisition Sampling mode real time 
Memory depth automatic Memory depth 256pts 
Sampling rate automatic Sampling rate 1.00 GSa/s 
Averaging off 
9-bit BW Filter off Interpolation on 
Channel 1 Scale 1.00 V/div offset 3.000 V 
BW limit off Coupling DC Impedance IM Ohm 
礼 , Attenuation 9.975 : 1 Atten units ratio Skew 0.0 s 
Channel 2 Scale 5.00 V/div Offset 10.11 V 
BW limit off Coupling DC Impedance IM Ohm 
, Attenuation 9.977 ： 1 Atten units ratio Skew 0.0 s 
Tiroe base Scale 20.0 ns/div Position -15.763300 us Reference center 
Trigger Mode edge Sweep auto ‘ 
Hysteresis normal Hoidoff time 60 ns Coupling AC 
Source channel 2 Trigger level 3.48 V slope rising 
Measurement ^ 
current mean std dev min max 
Mar【g"^ency(l,) 14.0068 MHz 14.0068 MHz 0.0 Hz 14.0068 MHz 14.0068 MH 
X Y 
A — — ( 1 ) = -15.842573 us 2.70 V 
B (1) = -15.771300 us 2.50 V 
A = 71.273 ns -200 m V 
1/AX = 14.0305 MHz 
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6.3.16 The measurement of the signal “roslow，’ for the test rhip 
M ^ j?mm m m i ： 
LiJ t ‘ ‘ ~；二 - i 
.； ‘ ：：•；•：：.•>•：.•； i 
丨j •.、、、•"*〜".、、•"、、““—/ •.•：•••：•.••••• ； :.:.:「.:.:... I 
i f j T I 
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A^cquisition Sampling mode real time 
Memory depth automatic Memory depth 1004pts 
Sampling rate automatic Sampling rate 1.00 MSa/s 
Averaging off 
9-bit BW Filter off Interpolation on 
Channel 1 Scale 1.00 V/div Offset 3.000 V 
BW limit off Coupling DC Impedance IM Ohm 
^^ ， , Attenuation 9.975 ： 1 Atten units ratio Skew 0.0 s 
Channel 2 Scale 5.00 V/div Offset 10.11 V 
BW limit off Coupling DC Impedance IM Ohm 
L Attenuation 9.977 ： 1 Atten units ratio Skew 0.0 s ？ f f e g s M i v Position -15.763300 x^s ReferencG center 
Trigger Mode edge Sweep auto 
Hysteresis normal Holdoff time 60 ns Coupling AC 
„ Source channel 2 Trigger level 3.48 V Slope rising 
Measurement ^ ^ 
„ current mean std dev min max 
Mar【【r^uency(l*) 3.3444 kHz ？ 3.35043 kHz ？ 621.1358 Hz ？ 1.43266 kHz ？ To l a kHz 
X Y 
A (1) = -152.13 us 5.06 V 
B (1) = 146.05 us 5.06 V 
A = 298.18 us 0.0 V 
I M X = 3 .3537 kHz 
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6.4 VHDLs，Schematics and Layouts 
6.4.1 The aoi21 Hrrell 
— V H D L m o d e l of d y n a m i c a o i 2 1 . d (-(AB+C)) cell w i t h reset 
- - c r e a t e d b y T a n g T i n Yau 
L i b r a r y IEEE； 
U s e IEEE.std_logic_1164.all； 
E n t i t y a o i 2 1 _ d r is 
p o r t ( 
ri ： in std_logic； 
A ： in std一logic; 
B ： in s M一 l o g i c ; 
C : in std_logic; 
reset : in std 一 l o g i c ; 
V : out s t d _ l o g i c 
) ; 
end aoi21—dr; 
A r c h i t e c t u r e b e h a v i o r of a o i 2 1 _ d r is 
s i g n a l Y _ i n t e r n a l ： std_logic; 
b e g i n 
pO : p r o c e s s (ri, A , B, C , reset) 
b e g i n 
if n ( r i = ,0.) or (ri = ,L,)) or ((reset = '0') or {reset = 'L'))) then - p r e c h a r g e p h a s e 
Y _ i n t e r n a l <= ,1, after 0.11 ns； — for 1 inverter load 
-- Y . i n t e r n a l <= •1, after 0.14 ns； — for 2 inverter load 
-- Y . i n t e r n a l <= ,1• after 0.20 ns； -- for 4 i n v e r t e r load 
elsif ((ri = _ x ” or (reset = ,X_)) then 
Y _ i n t e r n a l <= ,x, after 0.11 ns； -- for 1 inverter load 
” Y. i n t e r n a l <= 'X* after 0.14 ns; -- for 2 inverter load 
” Y . i n t e r n a l <= -X- after 0.20 ns; — for 4 inverter load 
elsif (((^i ； or (ri = and ((reset = •!') or (reset = -H'))) then - e v a l u a t i o n p h a s e 
if (((A and B) or C) = ,X_) then 
一 Y _ i n t e r n a l <= ,x, after 0.20 ns； — for 1 i n v e r t e r load 
” Y _ i n t e r n a l <= 'X' after 0.26 ns； — for 2 i n v e r t e r load 
“ , Y _ i n t e r n a l <= "X' after 0.38 ns； - for 4 i n v e r t e r load 
elsif (((A and B) or C) = '0') then 
if (Y一internal = ,1,) then 〜 
Y一internal <= ,H•； 
elsif (Y—internal = ,0,) then 
Y _ i n t e r n a l <= ,L'; 
end if; 
elsif (((A and B) or C) = '1') then 
Y . i n t e r n a l <= •0• after 0.20 ns； — for 1 i n v e r t e r load 
” Y. i n t e r n a l <= ,0, after 0.26 ns； - for 2 inverter load 
"“ • Y _ i n t e r n a l <= ,0, after 0.38 ns; - for 4 inverter load 
e n d if； 
end if； 
end p r o c e s s ; 
Y <= Y _ i n t e r n a l ; 
e n d b e h a v i o r ; 
T 
• t f c ： M | ! 
” t r I 
r 
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6.4.2 The aoi22 Hr rell 
— V H D L m o d e l of d y n a m i c aoi22_d (-(AB+CD)) cell w i t h reset 
- - c r e a t e d b y Tang T i n Y a u 
L i b r a r y IEEE; 
U s e IEEE.std_logic_1164.all； 
E n t i t y a o i 2 2 _ d r is 
port{ 
ri ： in std_logic; 
A ： in std_logic; 
B : in std_logic; 
C : in std—logic; 
D ： in std_logic; 
reset ： in std—logic; 
Y ： o u t s t d _ l o g i c 
) ; 
end aoi22_dr; 
A r c h i t e c t u r e b e h a v i o r of a o i 2 2 _ d r is 
signal Y 一 i n t e r n a l ： std_logic； 
b e g i n 
pO ： p r o c e s s (ri, A , B, C , D, reset) 
b e g i n 
if (((ri = •(),) or (ri = 'L')) or ((reset = '0') or (reset = 'L'))) then - p r e c h a r g e p h a s e 
Y _ i n t e r n a l <= ,1, after 0.12 ns; -- for 1 inverter load 
Y _ i n t e r n a l <= •1, after 0.15 ns; — for 2 inverter load 
-- Y _ i n t e r n a l <= '1• after 0.21 ns; -- for 4 inverter load 
elsif ((ri = ,X,) or {reset = 'X')) then 
^ - i n t e r n a l <= T after 0.12 ns； — for 1 inverter load 
“ Y_ i n t e r n a l <= ,X, after 0.15 ns； for 2 inverter load 
-一 Y _ i n t e r n a l <= after 0.21 ns; -- for 4 inverter load 
elsif (((ri = •!•) or (ri = "H')) and ((reset = 'l') or (reset = 'H'))) then - e v a l u a t i o n p h a s e 
if {((A and B) or (C and D))= 'X') then 
Y — i n t e r n a l <= ,X’ after 0.22 ns; -- for 1 inverter load 
"“ Y_ i n t e r n a l <= 'X' after 0.28 ns； -- for 2 inverter load 
" “ . Y一internal <= ,X, after 0.40 ns； -- for 4 i n v e r t e r load 
elsif (((A and B) or (C a n d D)) = ,0,) then 
if (Y_internal = ,1,) then 
Y 一 i n t e r n a l <= 'H'； 
elsif (Y_internal = '0 *) then 
Y _ i n t e r n a l <= ,L,; 
end if； * 
elsif (((A and B) or (C and D)) = , 1 ” then 
- Y . i n t e r n a l <=,()• after 0.22 ns； — for 1 inverter load 
"“ Y_ i n t e r n a l <= ,0, after 0.28 ns； -- for 2 i n v e r t e r load 
" Y _ i n t e r n a l <= '0' after 0.40 ns; - for 4 inverter load 
end if; 
e n d if； 
end process； 
Y <= y_internal； 
end behavior； 
M ! 
“ l ^ g u j ^ D ！ ; 
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6.4.3 The nand2 dr cell 
- - V H D L m o d e l of d y n a m i c 2 input n a n d g a t e w i t h r e s e t 
-- c r e a t e d b y T a n g T i n Y a u 
L i b r a r y IEEE； 
U s e IEEE.std一logic一1164.all; 
E n t i t y n a n d 2 _ d r is 
port( 
r i : in s t d — l o g i c ; 
A ： in std一logic; 
B ： in std_logic； 
r e s e t : in std一logic; 
y ： o u t s t d _ l o g i c 
)； 
e n d nand2_dr； 
A r c h i t e c t u r e b e h a v i o r of n a n d 2 _ d r is 
s i g n a l Y _ i n t e r n a l ： std_logic； 
b e g i n 
pO ： p r o c e s s (ri. A, B, reset) 
b e g i n 
if (((ri = ,0,) o r (ri = 'L')) or ( (reset = •()•) o r (reset = 'L'))) t h e n — p r e c h a r g e p h a s e 
Y _ i n t e r n a l <= '1' a f t e r 0.10 ns； -- for 1 i n v e r t e r load 
一 一 Y _ i n t e r n a l <= '1, a f t e r 0.13 ns； — for 2 i n v e r t e r load 
"“ Y _ i n t e r n a l <= ,1, a f t e r 0.19 ns； -- for 4 i n v e r t e r load 
e l s i f ((ri = ,X,) o r (reset = ,X,)) then 
Y 一 i n t e r n a l <= 'X' a f t e r 0.10 ns; -- for 1 i n v e r t e r load 
"“ Y _ i n t e r n a l <= 'X' a f t e r 0.13 ns; — for 2 i n v e r t e r l o a d 
"“ Y一internal <= _X, a f t e r 0.19 ns; — for 4 i n v e r t e r load 
e l s i f (((ri = •!•) o r (ri = 'H')) and {{reset = ,1,) o r {reset = 'H'))) then — e v a l u a t i o n p h a s e 
if ((A n a n d B) = 'X') then 
Y _ i n t e r n a l <= ,X, a f t e r 0.18 ns； — for 1 i n v e r t e r load 
一 一 Y _ i n t e r n a l <= 'X' a f t e r 0.24 ns； -- for 2 i n v e r t e r load 
" “ y _ i n t e r n a l <= 'X' a f t e r 0.36 ns; — for 4 i n v e r t e r load 
e l s i f ((A n a n d B) = '1') then 
if (Y_internal = '1') then 
Y . i n t e r n a l <= 'H'； 
e l s i f (Y_internal = '0') then 
Y _ i n t e r n a l <= 'L'； 
e n d if； 
e l s i f ((A n a n d B) = '0') then 
y _ i n t e r n a l <= '0• a f t e r 0.18 ns； -- for 1 i n v e r t e r load 、 
-- Y . i n t e r n a l <= ,0, a f t e r 0.24 ns; -- for 2 i n v e r t e r load 
"“ Y . i n t e r n a l <= '0’ a f t e r 0.36 ns； -_ for 4 i n v e r t e r load 
e n d if; 
e n d if； 
e n d p r o c e s s ; 
Y <= Y — i n t e r n a l ; 
e n d behavior； 
• I ^ ^ ^ ^ ^ 
• ' 丁 麗 ! I 
n - 攀 i 
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6.4.4 The nor2 dr cell 
- - V H D L m o d e l of d y n a m i c 2 i n p u t nor g a t e w i t h r e s e t 
- - c r e a t e d b y T a n g T i n Y a u 
L i b r a r y IEEE; 
U s e I E E E . s t d _ l o g i c _ 1 1 6 4 . a l l； 
E n t i t y n o r 2 _ d r is 
p o r t ( 
r i ： in std_logic； 
A ： in std_logic； 
B ： in std一logic; 
r e s e t ： in s t d — l o g i c ; 
Y ： o u t s t d _ l o g i c 
) ; 
e n d nor2_dr； 
A r c h i t e c t u r e b e h a v i o r of nor2一dr is 
s i g n a l Y 一 i n t e r n a l ： std_logic； 
b e g i n 
pO ： p r o c e s s (ri, A , B, reset) 
b e g i n 
if (((ri : '0') or (ri = 'L')) o r ((reset : ,0,) or {reset = •!/))) t h e n — p r e c h a r g e p h a s e 
Y - i n t e r n a l <= '1' a f t e r 0 . 1 1 ns; — for 1 i n v e r t e r load 
Y _ i n t e r n a l <= ,1, a f t e r 0.14 ns; -- for 2 i n v e r t e r load 
__ Y _ i n t e r n a l <= '1' a f t e r 0.19 ns; -- for 4 i n v e r t e r load 
e l s i f { ( r i = ' X ' ) o r ( r e s e t = , X , ) ) t h e n 
Y 一 i n t e r n a l <= 'X' a f t e r 0 . 1 1 ns； -- for 1 i n v e r t e r load 
一 一 Y _ i n t e r n a l <= 'X' a f t e r 0.14 ns； — for 2 i n v e r t e r l o a d 
-- Y _ i n t e r n a l <= a f t e r 0.19 ns； — for 4 i n v e r t e r l o a d 
e l s i f {((ri = '1') o r (ri = _H.)) a n d ((reset = ,1.) or {reset = 'H'))) t h e n - e v a l u a t i o n p h a s e 
if ((A nor B) = ,X_) then 
Y _ i n t e r n a l <= ,X, a f t e r 0.15 ns； — for 1 i n v e r t e r load 
" ‘ y _ i n t e r n a l <= 'X' a f t e r 0.19 ns; — for 2 i n v e r t e r l o a d 
"“ Y _ i n t e r n a l <= ,X. a f t e r 0.29 ns； -- for 4 i n v e r t e r l o a d 
e l s i f ((A n o r B) = ,1,) then 
if (Y_internal = '1') then 
Y _ i n t e r n a l <= 'H'； 
e l s i f (Y-internal = '0') then 
Y _ i n t e r n a l <= 'L'； 
e n d if； 
e l s i f ((A n o r B) = '0') then 
Y - i n t e r n a l <= ' 0• a f t e r 0.15 ns； -- for 1 i n v e r t e r l o a d 、 
—_ Y - i n t e r n a l <= ,0, a f t e r 0.19 ns; -- for 2 i n v e r t e r l o a d 
_一 Y - i n t e r n a l <= , 0 ’ a f t e r 0.29 ns； -- for 4 i n v e r t e r load 
e n d if； 
e n d if； 
e n d p r o c e s s ; 
Y <= Y_internal； 
— i 
L - — • t 「 e s e t _ ] ^ ^ 
I _ _ ^ • 广 u ^ B 
I I t i；—L—jj^ Sl ‘ ‘ ...".‘..二，‘’’：..:'.'�:.�.1 
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6.4.5 The not dr cell 
- - V H D L m o d e l of d y n a m i c n o t g a t e w i t h r e s e t 
- - c r e a t e d b y T a n g T i n Y a u 
L i b r a r y IEEE； 
U s e I E E E . s t d _ l o g i c _ 1 1 6 4 . a l l； 
E n t i t y n o t _ d r is 
p o r t ( 
r i ： in std_logic； 
X : in s t d ^ l o g i c ; 
r e s e t ： in std_logic； 
Y ： o u t s t d _ l o g i c )； 
e n d not_dr； 
A r c h i t e c t u r e b e h a v i o r o f n o t _ d r is 
signal Y_internal ： std_logic; begin 
pO ： p r o c e s s ( r i , X, r e s e t ) 
b e g i n 
if ({(ri = '0') o r (ri : ,L')) o r {(reset = ,0,) or (reset = ,!/))) t h e n — p r e c h a r g e p h a s e 
Y _ i n t e r n a l <= ,1, a f t e r 0 . 0 9 5 ns； -- for 1 i n v e r t e r l o a d 
Y _ i n t e r n a l <= '1' a f t e r 0.124 ns； -- for 2 i n v e r t e r l o a d 
一 一 Y _ i n t e r n a l <= '1' a f t e r 0 . 1 8 2 ns； -- for 4 i n v e r t e r l o a d 
elsif ((ri = 'X') or {reset = 'X')) then 
Y一internal <= 'X' a f t e r 0 . 0 9 5 ns; -- for 1 i n v e r t e r l o a d 
一— Y — i n t e r n a l <= 'X' a f t e r 0.124 ns； -- for 2 i n v e r t e r l o a d 
一一 Y 一 i n t e r n a l <= ,X, a f t e r 0 . 1 8 2 ns； -- for 4 i n v e r t e r l o a d 
e l s i f ((.(ri = '1') or (ri : 'H')) a n d ((reset = 'l') or (reset = 'H'))) t h e n -- e v a l u a t i o n p h a s e 
if (X = 'X') t h e n 
Y — i n t e r n a l <= ,X. a f t e r 0 . 1 3 5 ns； -- for 1 i n v e r t e r l o a d 
•“ Y 一 i n t e r n a l <= 'X' a f t e r 0 . 1 7 9 ns； -- for 2 i n v e r t e r l o a d 
"“ Y _ i n t e r n a l <= 'X' a f t e r 0 . 2 6 9 ns； -- for 4 i n v e r t e r l o a d 
e l s i f (X = _0_) t h e n 
if ( Y _ i n t e r n a l = '1') t h e n 
Y _ i n t e r n a l <= _H•； 
e l s i f ( Y . i n t e r n a l = '0') t h e n 
Y一internal <= ,L'; 
e n d if; 
e l s i f (X = _1丨）then 
^ - i n t e r n a l <= '0' a f t e r 0 . 1 3 5 ns； -- for 1 i n v e r t e r l o a d 
Y _ i n t e r n a l <= ,0, a f t e r 0.179 ns; -- for 2 i n v e r t e r l o a d 、 
-- y _ i n t e r n a l <= ,0, a f t e r 0.269 ns; — for 4 i n v e r t e r l o a d 
end if; 
e n d if; 
e n d p r o c e s s ; 
Y <= Y _ i n t e r n a l； 
e n d b e h a v i o r ; 
T i ^^SI 
X » VH0.6U/2.6U S W m I j y 
T 
S N 5 g f f l g g ^ ^ H ： 
I 驟 I ^ ^ ^ 舊 ^ ^ 國 
i ^ ^ ^ 
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6.4.6 The oai21 Hrrell 
— V H D L m o d e l of d y n a m i c oai21一d (~((A+B)C)) cell w i t h reset 
-- c r e a t e d b y Tang T i n Yau 
L i b r a r y IEEE； 
U s e IEEE.std一logic一1164.all; 
Entity o a i 2 1 _ d r is 
port{ 
ri ： in std_logic; 
A : in std_logic; 
B : in std_logic; 
C : in std_logic; 
reset : in std_logic； 
Y ： out std一logic 
)； 
end oai21_dr； 
A r c h i t e c t u r e b e h a v i o r of o a i 2 1 _ d r is 
s i g n a l Y 一 i n t e r n a l ： std_logic; 
b e g i n 
pO : p r o c e s s (ri, A , B, C , reset) 
b e g i n 
if (((ri ,。•) or (ri = ,L,)) or {(reset = •。.） or (reset = ’L”）） then - p r e c h a r g e p h a s e 
Y — i n t e r n a l < : _l’ after 0.11 ns； — for 1 inverter load 
一 一 Y一internal <= ,1, after 0.14 ns； -- for 2 inverter load 
-- ^ . i n t e r n a l <= ,l, after 0.20 ns； -- for 4 inverter load 
elsif ({ri = ,X,) or (reset = 'X')) then 
Y _ i n t e r n a l < : ’X, after 0.11 ns； — for 1 inverter load 
“ ^ . i n t e r n a l <= 'X' after 0.14 ns; — for 2 inverter load 
-- Y _ i n t e r n a l <= ,X, after 0.20 ns； -- for 4 inverter load 
elsif {((ri = - I M or (ri = ,H.)) a n d ((reset = ,1') or (reset = ,H'))) then - e v a l u a t i o n p h a s e 
if {{(A or B) and C) = 'X') then 
Y 一 i n t e r n a l <= after 0.20 ns； -- for 1 i n v e r t e r load 
-- Y一internal <= ,x, after 0.26 ns; -- for 2 inverter load 
-- Y . i n t e r n a l <= 'X' after 0.38 ns; -- for 4 inverter load 
elsif (((A or B) and C) = '0') then 
if (Y.internal = ,1,) then 
Y一internal <= ,H 
elsif (Y 一 i n t e r n a l = '0') then 
Y _ i n t e r n a l <= 'L*； 
end if； 
elsif (((A or B) and C) = •!•) then 、 
Y 一internal <= '0' after 0.20 ns; — for 1 i n v e r t e r load 
Y . i n t e r n a l <= '0' after 0.26 ns； — for 2 i n v e r t e r load 
“ • ^ . i n t e r n a l <= -O" after 0.38 ns; - for 4 inverter load 
e n d if; 
e n d if； 
e n d p r o c e s s ; 
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6.4.7 The oai22 r W I I 
-- V H D L m o d e l of d y n a m i c o a i 2 2 _ d 卜 （ （ A + B 》 （ C + D ) ) > c e l l w i t h reset 
- - c r e a t e d b y Tang T i n Yau 
L i b r a r y IEEE; 
U s e lEEE.std—logic一1164.all; 
E n t i t y oai22_dr is 
port( 
ri ： in std_logic； 
A ： in std—logic; 
B ： in std_logic； 
C ： in std-logic; 
D ： in std_logic； 
reset : in std_logic; 
Y ： out s t d _ l o g i c 
)； 
e n d oai22_dr; 
A r c h i t e c t u r e b e h a v i o r of o a i 2 2 _ d r is 
signal y _ i n t e r n a l ： std_logic； 
b e g i n 
pO ： p r o c e s s (ri. A , B, C , D, reset) 
b e g i n 
if (((ri =. ,0,) or (ri : or ({reset = _()•) or (reset = 'L'))) then - p r e c h a r g e p h a s e 
Y 一 i n t e r n a l <= ,1, after 0.12 ns; — for 1 inverter load 
一 一 Y _ i n t e r n a l <= '1' after 0.16 ns; — for 2 inverter load 
-一 Y一internal <= '1' after 0.22 ns； -- for 4 inverter load 
e l s i f { ( r i = ' X ' ) o r ( r e s e t = , X , ) ) t h e n 
Y _ i n t e r n a l <= ’X, after 0.12 ns； -- for 1 inverter load 
一- Y _ i n t e r n a l <= 'X' after 0.16 ns； — for 2 inverter load 
-- Y 一 i n t e r n a l <= ,X, after 0.22 ns； — for 4 inverter load 
elsif (((ri = •!•) or (ri = 'H')) and ((reset = '!•) or (reset = -H'))) then - e v a l u a t i o n p h a s e 
if (((A or B) and (C or D))= 'X') then 
Y _ i n t e r n a l <= 'X' after 0.23 ns; — for 1 i n v e r t e r load 
— Y _ i n t e r n a l < : ,x_ after 0.29 ns; — for 2 inverter load 
一 一 Y _ i n t e r n a l <= 'X' after 0.41 ns； -- for 4 inverter load 
elsif (((A or B) and (C or D)) = '0') then 
if (Y_internal = '1') then 
Y _ i n t e r n a l <= 'H'； 
elsif (Y 一 i n t e r n a l = '0') then 
Y „ i n t e r n a l <= ； 
end if； 、 
elsif (((A or B) and {C or D)) = , 1 。 t h e n 
Y _ i n t e r n a l <= "0' after 0.23 ns; -- for 1 inverter load 
"“ ^. i n t e r n a l <=,()• after 0.29 ns； - for 2 i n v e r t e r load 
Y . i n t e r n a l <= ' 0 • a f t e r 0.41 ns； — for 4 i n v e r t e r load 
e n d if； 
e n d if； 
e n d p r o c e s s ; 
Y <= Y _ i n t e r n a l ; 
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6.4.8 The inverter rell 
- - V H D L m o d e l o f s t a n d a r d C M O S i n v e r t e r 
- - c r e a t e d b y T a n g T i n Y a u 
L i b r a r y I E E E ; 
U s e I E E E . s t d _ l o g i c _ 1 1 6 4 . a l l ; 
E n t i t y i n v e r t e r is 
p o r t ( 
X ： i n s t d _ l o g i c ； 
Y : o u t S t d 一 l o g i c 
)； 
e n d i n v e r t e r； 
A r c h i t e c t u r e b e h a v i o r o f i n v e r t e r is 
b e g i n 
p O ： p r o c e s s (X) 
b e g i n 
i f (X = ' X ' ) t h e n 
-一 Y <= a f t e r 0 . 0 9 5 8 ns； -- for 1 i n v e r t e r l o a d 
一- Y < = 'X' a f t e r 0 . 1 2 7 4 ns； -- for 2 i n v e r t e r l o a d 
Y <= ,X, a f t e r 0 . 1 8 7 8 ns； — for 4 i n v e r t e r l o a d 
e l s i f ((X = '0') o r (X = 'L')) t h e n 
"“ Y <= 'l, a f t e r 0 . 0 8 0 5 ns； -- for 1 i n v e r t e r l o a d 
__ Y <= ,1, a f t e r 0 . 1 0 9 8 ns; — for 2 i n v e r t e r l o a d 
Y < : ,1, a f t e r 0 . 1 6 7 4 n s ; — for 4 i n v e r t e r l o a d 
e l s i f ((X = ,1_> o r (X = 'H')) t h e n 
"“ Y <= ,0, a f t e r 0 . 0 9 5 8 ns； -- f o r 1 i n v e r t e r l o a d 
"“ Y <= ,0, a f t e r 0 . 1 2 7 4 ns； — for 2 i n v e r t e r l o a d 
Y <= ,0, a f t e r 0 . 1 8 7 8 ns； — for 4 i n v e r t e r l o a d 
e n d if； 
e n d p r o c e s s； • 
e n d b e h a v i o r ; 
X 叫 n t 4譽 
L If*—— , . : 1 I 
h N 5 _ I 
•• m l I 
_ II 
• ^ ^ n 
I j 
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6.4.9 The tffr cell 
- - V H D L m o d e l o f T f l i p - f l o p w i t h r e s e t 
- - c r e a t e d b y T a n g T i n Yau 
L i b r a r y I E E E ; 
U s e I E E E . s t d _ l o g i c . l l 6 4 . a l l； 
E n t i t y t f f r is 
Port( 
r e s e t : i n s t d _ l o g i c； 
e l k ： in s t d _ l o g i c； 
Y : o u t s t d 一 l o g i c 
)； 
e n d tffr； 
A r c h i t e c t u r e b e h a v i o r o f t f f r is 
s i g n a l Y _ i n t ： s t d _ l o g i c； 
b e g i n 
pO : p r o c e s s ( r e s e t , e l k ) 
b e g i n 
if ( r e s e t = '0') t h e n Y _ i n t < = '0' a f t e r 0 . 3 2 7 3 ns； 
e l s i f ( r i s i n g — e d g e ( e l k ) ) t h e n Y _ i n t <= n o t Y — i n t a f t e r 0 . 6 7 7 3 ns-
e n d if； — 
e n d p r o c e s s； 
Y < = Y 一 i n t ; 
e n d b e h a v i o r ; 
纖 : f f f r j i i i ^ w 
• i t 、 丨 输 一 、 
en. 0.6u/2,6u^  • «ikb Lt 1 fa笼! jj^ BSt—. 
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6.4.10 The aclc2re11 
r e s e t rese t 
a i B " — ri oai22_d「 
i n 1 H a A ^ 
m 1 b t B ~ 4 y ^ Y ^ Y ~ " M ^ J ^ 「 o 
i n 2 p i C ^ x / ^ y ^ 
i n 2 b 
6.4.11 The pass r rell 
#-•-<： reset 15 
r m - ri 门and2—d「 
�i • “ V ~ 丫 丫 、 
X p i - B — J ^ L/'nv 署 
reset • reset 
ri nand2—d「 
^ A - j V _ 丫 丫b 
X b B — J ^ L-^nv T 冒 
6.4.12 The pass cell 
reset , ^ ^^ 
n • T J n 广 d r 
「eset B-c reset ‘ ^ 
^ 「 j not—d「 
X b ^ X [ > o ~ 丫 Y b 
L/ ^ m v 
9 6 
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6.4.13 The imux cell 
reset reset 
「i ri aoi22_d「 
X » B 丫 • 丫 
I W 二 一 • — C ^ ^ y y ^ i^inv 冒 
• <「eset II 
_ g _ oai22—d「 
_ • A - f V 了 
X b » 4 - > > T • 丫 b 
lb 4 — — B - C — ^ p x j L J ^ L/inv 百 
m-D—ly 
6.4.14 The /mux cell 
、 
rese t ^ • ~ r e s e t II 
n 门 — 2 — d「 
X ^ — " " H 丫 丫 
Z b ^ B — J ^ ^ ^ n v 署 
• - c reset ^^ 
ri ^ i - m - ri nor2—d「 
Xb J 丫 b 
Z W B — ^ ^ m v 署 
9 7 
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6.4.15 The m m cell 
reset m-< reset 10 
ri ^ ri 。。丨22—d「 
_ • A rvI2 
X 0 » " “ 日 “ ^ - ^ ^ ^ ^ 丫 丫 
S B f m - c — r - J y ^ L^inv 署 
X1 B B - D - ^ 
• “ II 
• • reset 
__g_「j oai22—d「 
X 0 b B 丫 " " x T i J ^ ^ T • 丫 b 
Sb 4 — — L / i n v 冒 
X 1 b w m - D — L y 
6.4.16 The p cell � 
reset ^ ― • m-< reset “ 
ri ^ • • - ri 〇。i22—d「 
A » A 卞 12 
B B f-m- B - ^ y V A 丫 > > - y ^ p 
A b m — f ^ c - f v - ^ 丫 
B b ^ — — « — m - D - - i y 
• < reset 记 
• — ri aoi22_dr 
B 丫 Pb 
m-D—Ly 
9 8 
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6.4.17 The g eel] 
M-< reset ^^  
「i ^  • • — ri a〇i21_d「 
A ^ A - r - x 
B 
T C^  
reset m-< reset 
g_「j oai21_dr 
6.4.18 The p acc cell 
reset • IH： reset 10 
ri ^ m-n 门 andLdr 
pP」i 
M-< reset 。 
rl no「2—d「 ,3 
pjb ^ 
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6.4.19 Theg acc cell 
“ |l4 
Wt-< reset 
「i • • — ri C]oi2Ld「 
pi I N - A — p v N i 0 
reset m-< reset 
g _ ri oai21—d「 
pib A — r - x K i i 
gib 1 ^ - c — — L ^ 
6.4.20 The sum cell 
% 
T n 
reset # m-< reset 
ri ^ — — • Wr- ri 〇ai22_dr 
P B A 
c i n ^ B ^ L / ^ p N ^ 丫 > 丨 • s u m 
pb f B - c — r - J y 請 
cinb ^ , • D L y 
• 一 reset 
ri aoi22_dr 
B ^ ^ I D y x ^ 丫 s u m b 
“• C L^inv 
• D — L / 
1 0 0 
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6.4.21 The ASx cell 
_ J “ |l0 
m-< reset 
ri • ri 〇。丨21—d「 
A b I N - A - ^ rv 12 
LSb 丫 
Sx i » - C ^^inv 署 
^ ^ 丁 1 
reset m-< reset 
• — ri aoi21_d「 
A _ A - ^ ^ Y ^13 
Sxb i l - C U ^ L / inv 署 
6.4.22 The andor cell 
、 
W-< reset ^^  
ri W • • - ri nand2—d「 
A t - A - j 丫 
B B — 尸 L/inv 隱 
reset • m-< reset ^^ 
——•「丨 乂o「2—dr 
A b 丫 ~ » X " > > " T • 丫 b 
Bb W - B - ^ ^ y ^ ^^ inv 冒 
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6.4.23 The selor cell 
^ “ |l4 
m-< reset 
「i • • — ri 。〇i21—d「 
A » i - A r\I0 
菱 E l c B ^ V 丫 
15 reset m-< reset 
g _ ri oaI21_dr 
A b l ^ A — ^ 
X b ^ C — — L X n v 丫 曹 
6.4.24 The TNF1 cell 
r e s e t ^ m-< reset ^^ 、 
ri , "x • ri 
X 0 • — X P〇SS —「丫 " H ^ Y i a 
X 0 b ^ X b 丫 丫 0 b 
6.4.25 The TNT1 cell 
r e s e t »-<： reset B 
「i ^ ― • ri 
X 0 • — X p a s s 丫 
X 0 b Xb 丫 丫 0 b 
1 0 2 
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6.4.26 The TNF2 cell 
「eset • I H ： reset ^^ 
• ri 
X 0 f ^ • — X pass—「丫 • 丫 0 
X 0 b ^ • Xb 丫 丫 0 b 
_ _ _ ‘ 10 m-< reset 
ri • ~ • ri 
X 1 m - X P 〇 S S —「丫 丫 1 
X l b ^ • — Xb 丫 b ^ ^ ^ Y l b 
6.4.27 The TNT2 cell 
reset ^ • • c reset B 
——• ri 
X 0 • X pass 丫 
X0b • Xb 丫 b:>H|•丫 0b 
• , I 10 
m-^ reset 
ri • r i 
X I • — X p a s s 丫 ~ | | ^ 丫 1 
X1b ^ • — Xb 
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6.4.28 The TNTx cell 
^ ^ 丁 1 
r e s e t ^ • m - ^ reset 
• ri 
A W B - A 
Ab ^ B - A b _ 丫 " H ^ Y S x 
L S W • LS A S x ， 
L S b w LSb Yb : H ^ Y S x b 
Sx • Sx 
Sxb ^ • Sxb 
• “ 10 reset 
「i 1 1 ^ — - ^ { ^ I ^ T - - - ® • ri 
X ^ • X pass 丫 
Xb ^ • Xb 丫 b H I ^ Y b 
、 
6.4.29 The TNTz cell 
r e s e t • • c「eset 
——• ri 
X 1 5 ^ • X 丫 " l ^ S f 
X 1 5 b m —H • X b zmux 
A b • Z Yb >-i^Sfb 
A ^ • Zb 
reset 
n W "x D l ^ ~ • • ri 
X • X pass 丫 " H ^ Y 
Xb ^ Xb 丫 
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6.4.30 The dataO cell 
r e s e t ^ • m - < reset 
r - m - ri 
A ^ • X pass 丫 YA 
A b ^ • X b Y b 丫 A b 
• “ 13 • <: reset 
「1 • - • - ri 
B w • X 丫 YB 
3 b ^ X b z m u x 
ZB w Z 丫b 丫Bb 
Z B b w • Zb 
6.4.31 The datal cell � 
「eset ^  • • c reset 
rM ^ ： ^ ^ ——r i • X0 丫 yl 
• X0b AL • XI mux Yb 丫Lb 
ALb w • Xlb 
S B 9 • - s 
Sb • Sb 
< • • ‘ reset 
L-B- rl 
O X 0 丫 争 丫R • • • X0b AR W • XI mux Yb 丫Rb 
ARb • Xlb • s • Sb 
reset 
r - « - ri 
A B • • X 丫 • YA Ab • • Xb imux 
lA W • I 丫t> H ^ YAb 
lAb w •— lb 
• ‘ 13 reset 
ri ——m-m- ri 
B W • X 丫 老 YB 
Bb • - Xb imux 
IB • I Yb YBb 
IBb lb 
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6.4.32 The datalscell 
reset ^ • • c reset " 
r-^i^#-»- ri 
• A d 丫 — • 丫 L 
_ , , andor ^ • Ab 
B Yb ^ 丫L b 
• Bb 
i k -m-< reset 
L - B - ri 
“ • X0 Y 鲁 Y R 
U • X0b AR ^ • XI 麵 丫b 丫Rb 
A R b • x i b 
S b ^ ‘ • s 
S ^ • Sb 
reset 
r - m - ri 
A ^ • • X Y 丫 A 
A b ^ • Xb imux 
lA ^ • - 丨 丫b Y A b 
l A b • ]b 
曲 reset 
r i ——ri 
B • X Y 鲁 Y B 
B b • Xb imux 
IB ^ I 丫b YBb 
IBb B •- lb 
% 
6.4.33 The data2 cell 
reset ^  reset ^^  
I •-«- ri 
AL » X0 丫 H^YL 
ALb m~ X0b ALi ^  — m~ XI mux Yb 
ALib • Xlb s m • •- s 
Sb m # Sb ihm^  reset ‘斗 匕ri AR • X0 Y "(•YR 
ARb B • - X0b ARI W •- XI mux Yb H^YRb ARIb ^  Xlb 
• • - S 
“ • - Sb 
^ i reset ‘川 
f r i 
I • A ^ Y Y • _ andor 零 I • - Ab B m f B Yb Yb Bb » • Bb 
ri 
. _ ——卜 A P Yp 
n W i • i • Ab P 
《> •-日 pb Ypb 
“ Bb 
「eset “ 
藝 ‘― 卜n 
A » 4 • - A g " • 丫 g 
Ab » # • Ab G ^ 
B gb y^ 丫gb * •-白 b 
0 » B - O 
Ob » • Ob 
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6.4.34 The data2s cell 
r e s e t ^ • - • - < reset 
ri 
AL ^ • A Y H ^ Y L 
ALb » • Ab ondor ^ 
• B Yb 
Bb 
reset ‘斗 
' - - « - ri AR •— X0 Y - 争 丫 R 
ARb ^ • X0b 
ARi ^ > - XI 隱 Yb ^ ^ Y R b 
ARib » • xib Sb » 4 • s 
S » S • - Sb 
“ 1411 
u < reset 
<•— ri 
A Y • Y _ , , andor Ab 
B • • B Yb H ^ Yb 
B b » • • Bb 
reset 
ri 
_ O • A p H ^ Yp 
ri W “ > Ab P 
O • B pb Y p b 
“ > Bb 
L " < reset " 
> ri 
A » 4 — — » A g Yg 
A b 4 . - Ab G 
B gb Ygb 
• Bb 
0 » 0 
Ob • > Ob 
6.4.35 The data^ cell 
r e s e t w • » - < reset 
f • ri 
• 一 X0 Y 丫L 
•一 X0b 
ALi XI 画 Yb •丫Lt> 
ALib x ib sm f s 
S b » • • - Sb 
I ~ r i 
A R ^ X0 Y 丫f^ 
ARb m- X0b ARi W XI n^ux Yb •丫Rb 
ARib i x ib 
“ • - s ^ m- Sb i . - - “ 1460 i > • -< reset 
「 ri 
yj ^ X0 Y 丫 
yib ^ X0b 
pi • XI 歸 Yb 丫t> 
pit) ^ # • xib Lx m s 
LXb » ： •— Sb 
《… m - m - ri 
二 二 P。cc P 如 
pj ^ “ Pi pb > # pb 
Pjb W pjb 
ri i-M：^ • ri 
——• pi 
. _ • pib 广 g • g 
gi w gi G occ 
g i b W • “ gib gb 老 g b 9J t ； gi 
gjb m • - gjb 
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6.4.36 The data3a cell 
r e s e t ^ # reset 
歡 I - { ^ " t - ^ r i 
AL W A “ 丫 ALb » •- AbQndor 1 
[ B Yb H^ YLb 
I •- Bb i * •"“< reset •~•- ri AR ^  X0 Y H^YR ARb m~ X0b ARi w •- XI mux Yb H^YRb 
ARib m Xlb 
Sb m i m~ s s » 4 Sb 
- 丨 i > M-i reset I——ri 
yi ^ m~ X0 Y 丫 
y ib ^ X0b I XI mux Yb 丫b 
I • - Xlb 
LX ^ s 
LXb W Sb 
r 丨 t i - D ^ - ^ n 
pi w • ~ p i pib W •~pib g n 
gi gi G OCC 
g ib J gib gb gb 
g j gj 
g j b W gjb 
6.4.37 The data：^^  rell � 
r ese t ^ •~•-< reset 丨之 
數 — r i 
AL m A Y -JkYL 
ALb » B^AbOndor • 
•-日 丫b >-^ YLb •- Bb 
O—B-t reset ‘斗 ‘―ri AR ^  X0 Y "^YR 
ARb X0b 
ARi XI mux Yb H # Y R b ARib » m- Xlb 
Sb » i S 
S w • Sb ,> _ . ！ 1460 < f •"“< reset 
ri 
y i ^ X0 Y Y 
y ib X0b pi ^  • XI mux Yb Yb pib ^  • Xlb 
LX » S 
LXb » Sb 
< ——• - « - ri <1 pi D P P 
— ~»-pib P。“ 
Pj pj pb p b p j b W pjb 
ri W • - ri ——B-pi 
. • pib „ g g 
gi ^ -m- gi G acc 
g ib — g i b gb g b 
9i t ！! g j b W " - g j b 
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6.4.38 The data4 cell 
reset W f m - < reset ^^  
默 I — — ' ^ ^ { ^ ^ ^ f - m - ri 
AL X0 丫 •丫L 
ALb ^ m~ X0b ALi XI mux 丫b H^丫Lb 
ALib x ib 
sm f Sb ^ • • “ Sb 
u — r e s e t ‘斗 
I " " “ • - rl 
AR W X0 Y H ^ Y R 
ARb ^ X0b ARi W Xt _ Yb 
ARib x ib 
^ S 
I Sb 
I H reset 
I •— ri 
yi X Y 丫 
yib ^  Xb imu* 
1 W 1 Yb 丫 b 【b » lb 
——ri pi W — f — p i D P p 
pib » • — ~ • - pib P。cc 
p j W pj pb pb 
p j b pjb 
L ^ ^ I” 
ri W ri ——•- pi 
. _ pib 广 g g gi ^  gi G occ 
g ib I gib gb gb 
gj » •- gi 
gjb W gib 
、 
6.4.39 The d a t * cell 
r e s e t • B-c reset 
AL w A ^ Y H•丫L 
ALb » Ab ondor ^ 
B Yb > - ^ Y L b 
• - Bb 
41 m-< reset ''' 
~ r ； 
AR X0 Y YR 
ARb ^ m- X0b 
ARi XI mux Yb H ^ YRb ARib » m- xib 
Sb » 41 m - S 
s » i Sb 
()——m-< reset 
•— ri 
yi ^ X 丫 Y 
y ib w Xb imux 
1 ^ 1 Yb 老 Yb 
lb » •- lb 
n • ~ • “ T i ^ 4 * - ri pi W -Hi- pi 
Pib w • - pib g g gi m- gi G occ 
gib W gib gb H^ gb 
？i t "-^ i 
gjb m- gjb 
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6.4.40 The data4b cell 
r e s e t W t - B - J reset 
• ——f ri 
AL W • A Y - ^ Y L 
ALb » Ab 
• B Yb YLb 
• Bb 
0 - » - < reset 丨斗 
L " r i 
AR ^ • X0 丫 
ARb W X0b 
ARi • XI mux Yb H^YRb 
ARib W • Xib 
Sb 4 • s s » i •-- Sb 
r - « - ri 
yi W • X Y Y 
y i b ^ • Xb imux 
I • 1 Yb 吻 Yb 
lb » • lb 
^ reset ^ 
ri W • ~ " x - C ^ ri 
gi W • - X poss 丫 g 
gib ^ Xb Yb gb 
6.4.41 The d a t * cell 
reset ^ • • - < reset 丨3 
——ri 
AL • - A 丫 一 • 丫 L 、 
ALb » 训d。r ^ 
• - B Yb •丫Lb 
• Bb 
reset ‘彳 
~ • ri 
AR • X0 Y H#YR 
ARb • X0b 
ARi w • XI mux Yb H ^ Y R b 
ARib w • xib 
Sb w • • s s » i • Sb 
^ * r e s e t 
ri 
yi W X 丫 丫 
y ib W • Xb imux 
I 1 Yb Yb 
lb » 匾 lb 
i - m - ri 
pi m f——• pi ^ p p 
pib » •一~B-pib Pocc ^ 
P j • Pi pb p b 
p jb 11^ • - pjb 
ri 4 -M：^ ri 
——• pi 
. pib ^ g g 
g i W gi G acc 
g ib W - gib gb g b 
gj W gj 
gjb 9 gib 
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6.4.42 The data5 cell 
r e s e t ^ • - • - < reset 】5 f • ri XL W B-X 
X L b • Xb Y - A Y L b 
XRi A Sel or 
XRib • Ab Yb YL • S • Sb 
O < reset 丨4 •— ri yi ^  • X0 Y 丫 
y i b ^ • X0b XRb ^ • XI mux 丫b Yb XR ^ • xib 
S » 4 • s 
Sb • Sb 
( r e s e t 厂"ri 
pi ^ • • pi p • p pib » • — -pib P。《 H 
p j • • pj pb • 争 p b 
pjb m • pjb 
_ . “ 133 „ reset ri ^ ~ •—ri • pi 
. _ 隱 pib g g gi ^  •“ gi G acc 
g i b gib gb g b 
gj ^ gi 
g j b m gjb 
6.4.43 The data^p^ rell 
reset ^ f-m-' reset 丨5 
——f-"- ri 
XL w • X 
XLb ^ • - Xb Y ~ • 丫 L b 
XRi • A Sel or 
X R i b B Ab Yb > - ^ Y L • s 
• Sb 
O~m-< reset ‘斗 
• — ri 
y i ^ • X0 Y Y 
y i b ^ — > X0b 
XRb ^ — • XI mux 丫b v - A Yb 
XR m xib 
S » i • s 
Sb » 4 • Sb 
„ L , ^ 
n , ‘ ' ' C ^ • ri 
pi pi 
p i b B pib g g gi W gi G occ 
git> W gib gb g b 
gj » "-gi 
gjb W "-gjb 
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6.4.44 The dataSb cell 
reset w f-m-< reset 
f r i 
XL B B-X 
XLb ^ • Xb 丫 H # Y L b 
XRi ^  m-A Sel or 
XRib ^ • Ab Yb YL • s Sb O~m^ reset ‘ • ri yi ^ •- X0 Y "Hj^ Y yib ^  • X0b 
XRb XI mux 丫b 
XR ^ • Xlb s m • s 
S b 4 • Sb 
_ . ‘ 13 B-c reset 
ri ~ • ri 
gi ^ • X pass 丫 g 
g ib W Xb Yb g b 
6.4.45 The data5s cell 
r e s e t ^ • • - < ： reset 16 [^-{：^——f——• ri 、 XL w • X pass Y 丫Lb XLb ^ Xb Yb 丫L 
O • - < reset ^^  - ri yi • X0 丫 丫 yib • x0b 
XRb ^ • XI mux 丫b Yb 
XR » • Xlb 
s » B - S 
S b • - Sb 
ihm^ res^  • ri pi W • m- pi p D 
pib » f - m - U P。cc P 飞 P 
pj t "-Pj pb pb 
pjb p • - pjb 
「丨！•~ • • ri 
•— pi 
. ^ • - pib p g g 
gi w — — g i G。cc gib • gib gb ^ ^ gb gj W "-gj gjb W -*-gjb 
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6.4.46 The data6 cell 
「eset W • ~ • “ < reset 
• ri 
yi W • X0 Y 丫 
yib ^ X0b 
XL • XI mux Yb 丫b 
XLb • - Xib s » • s 
S b • • Sb 
\[52 
reset 
n ^ ― t - x - K s r T - — — r i 
pi J f — — • pi 。 P p 
pib W f——B-pib P。cc ^ 
Pj J • Pj Pb pb 
pjb W • pjb 
• 广 “ 133 reset 
ri 
pi . « • p 丨 b g g . 
gi w — g i G acc 
g i b ^ • " g i b gb g b 
gj "-qj 
gjb m " - g i b 
6.4.47 The data6a cell � 
「eset ^ • m - < 「 e s e t 【斗 
• ~ � i 
yi ^ • X0 丫 " H ^ 丫 
y ib • X0b 
XL • X1 mux Yb >H(^Yt) 
XLb • xib 
S » ^ • s 
S b W • Sb 
【1 reset 丨了] 
ri H ) ^ • r i 
pi W pi 
pib pib g g 
gi W gi G acc 
gib ^ • gib gb gb 
gj m " - g j 
gjb , " - g j b 
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6.4.48 The data6h cell 
r ese t ^ • • 〔 reset 斗^ 
• ri 
yi W • X0 丫 丫 
yib • X0b 
X L • XI m u x Yb i H ^ Y b 
XLb • • X l b s w • s 
Sb ^ • Sb 
• “ 13 reset 
「丨 P ^ - M x ^ ^ ^ ^ * — • • ri 
gi W • — X pass 丫 g 
gib W " - X b 丫 b > ~ l ^ g b 
6.4.49 The data? nell � 
reset » f - ^ m J ^ t |丨1 了94 
ri 
A p 〇fp 
• - Ab P 
• — B pb ofpb 
r - • Bb 
丨  O~~m-< reset 
p M ^ • rl 
• X pass 丫 ofc 
• Xb 丫b ofcb 
<HKc reset 
_ . 132 ri 
XP f • •.- p sum sm 
Xpb w • • - pb sum 
C丨门 • • cin sumb >""番 Smb cinb ^ # • cinb 
-^m-c reset 
ri ^ • • - ri 
pi W • pi 
P丨b W "-Pib 厂 g-H^ cout gi # •— gi G�CC 
J- • "-gib g b > ^ coutb 
C0 ^ gj 
C0b f ^ ~ B-gjb 
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6.4.50 The dataR cell 
^eset W • m - < reset ^^  
• ri 
XI ^ # • — X pass 丫 丫 1 
W • Xb 丫b Ml^ 丫 1b 
# B-c reset 
「i J — ‘ n 
X2 W • • X pass 丫 丫2 
X2b ^ • Xb Yb 丫2b 
O B-c reset ^^  
• ~ rl 
仆 • A p 丫 p 
U Ab P 
B pb Ypb 
O Bb 
• , ； 15 
• ' re记七 
4 — — • ri 
• A 一 丫 z • ,, andor • Ab 
• B Yb zb 、 
• Bb 
6.4.51 The d a 感 ne.11 
rese t W • - • J T i i ^ |丨1 邪6 
[ - • - ri 
〇fp W • X 丫 o f 
o f p b • Xb zmux 
〇fc W ——• Z Yb 〇fb 
o f c b • Zb 
m~< reset ^^ 
.「丨 W - ^ ' y r P ^ • • ri 
cin ^ X pass 丫 c〇ut 
Cinb ^ " - X b Yb c o u t b 
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6.4.52 The datuQn rell 
「eset ^ • • c reset 抖 
「丨 
XI • X pass 丫 丫 1 
Xib ^ • Xb Yb Yib 
丨 “ 13 • ( reset 
^^ N. 10 
厂丨 ri 
X2 •— X pass 丫 丫2 X2b ^ Xb Yb 丫2b 
6.4.53 The datnQh r.ell 
「eset ^ • • c reset ^^ 、 
r - « — ri 
p1 W • A p Y p 
pib • Ab P 
p2 W • B pb 吻 Ypb 
p2b W • Bb 
_ “ 16 丨0 • ；「eset 
ri • • ri 
Z1 ¥ • A ^ 丫 
Z i b m 训do厂 
Z2 W • B Yb 吻 zb 
z2b W • — Bb 
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6.4.54 The AUI schematin with test drrnit •…—.。 WW-. 





: N N 
丨fer斗、 
- I i 丨 i 丨 ！ 
一 圓 ] 
117 



















 i s .














 1 ， ！
 ^ s f 
3 •










 H 二 n n n n "
 8 
j 卿
 一 - 子




 J l n f f l m 
I -
 . l & M ^ !
 - -




 i i -














 4 . 
u ^ 从 n A 
An ALU design using a Novel Asynchronous Pipeline Architecture Result and Discussion 
6.4.56 The test chip layout 
^"^lilllllllliiBIIIIHf"^ 
b w B ^ B H I E I ^ — • 
i ^ H H m ^ B B B B S ^ B ^ B ^ B B ^ M B ^ B i ^ H ~ n H B I ^ H B ^ ^ ^ ^ 國 
陽鼎画 n 
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6.5 Pinout of the Test Chip 
























J I@@ @@@ GB 
H I@@) @@ 
GI@@@ @@@ 
FI@@@ @@@ 
E ICVCVG @@@ 
DIGCV @@ 
CIG@O @@@ @@ 
B I GCD@@@@@@@@@ 
A ~@@@@ @@@@ @@@ 
4 
1 2 3 4 5 6 7 8 9 10 11 
Bottom View 
Signal Pad no Pin no Signal Pad no Pin no Signal Pad no 
VDD 22 K2 VDD 43 K10 GND 64 
A<4> 23 K3 A<13> 44 110 invo 65 
B<4> 24 L2 B<13> 45 K11 Y<15> 66 
A<5> 25 L3 A<14> 46 111 Y<14> 67 
B<S> 26 K4 B<14> 47 H10 Y<13> 68 
A<6> 27 L4 A<15> 48 H11 Y<12> 69 
B<6> 28 J5 B<15> 49 F10 Y<l1> 70 
A<7> 29 K5 reset 50 G10 Y<10> 71 
B<7> 30 L5 AS 51 G11 Y<9> 72 
A<8> 31 K6 LR 52 G9 Y<8> 73 
VDD 32 J6 LS 53 F9 GND 74 
B<8> 33 J7 SI 54 Fll Y<7> 75 
A<9> 34 L7 S2 55 Ell Y<6> 76 
B<9> 35 K7 S4 56 E10 Y<5> 77 
A<10> 36 L6 S8 57 E9 Y<4> 78 
B<10> 37 L8 ZB 58 Dll Y<3> 79 
A<l1> 38 K8 .pflag 59 D10 Y<2> 80 
B<l1> 39 L9 oflag 60 Cll Y<l> 81 
A<12> 40 L10 zflag 61 Bll Y<O> 82 
B<12> 41 K9 Cout 62 C10 invi 83 
VDD 42 Lll GND 63 All GND 84 
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6.6 The Chip Photo 
FTpi lMff lM^I IEr^^ l 
im i i -
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